summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include
AgeCommit message (Expand)AuthorFilesLines
2018-10-16drm/amd/powerplay: added I2C controller configurationEvan Quan1-0/+88
2018-10-12drm/amdgpu/vcn:Add new register offset/mask for VCNJames Zhu2-0/+32
2018-10-10drm/amdgpu: add CP_DEBUG register definition for GC9.0Tao Zhou1-0/+2
2018-10-10drm/amdgpu: Add fan RPM setting via sysfsRex Zhu1-0/+1
2018-10-10drm/amdgpu: Add new AMDGPU_PP_SENSOR_MIN/MAX_FAN_RPM sensorRex Zhu1-0/+2
2018-10-10drm/amd/powerplay: helper interfaces for MGPU fan boost featureEvan Quan1-0/+1
2018-10-10drm/amd/powerplay/vega20: enable fan RPM and pwm settings V2Evan Quan2-0/+22
2018-10-10drm/amd/powerplay/vega20: tell the correct gfx voltage V2Evan Quan2-0/+6
2018-09-27drm/amdgpu:Add DPG support flagJames Zhu1-0/+1
2018-09-27drm/amdgpu:Add new register offset/mask to support VCN DPG modeJames Zhu2-0/+33
2018-09-27drm/amd: Interface change to support 64 bit page_table_baseShaoyun Liu1-2/+2
2018-09-27drm/amdgpu: Doorbell assignment for 8 sdma user queue per engineShaoyun Liu1-3/+3
2018-09-27drm/amdgpu: add new AMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK sensorAlex Deucher1-0/+1
2018-09-27BackMerge v4.19-rc5 into drm-nextDave Airlie1-1/+1
2018-09-20drm/amdkfd: Change the control stack MTYPE from UC to NC on GFX9Yong Zhao1-1/+1
2018-09-19drm/amdgpu: update vram_info structure in atomfirmware.hHawking Zhang1-9/+11
2018-09-11drm/amd/include: Add get_hive_id interface in kfd2kgdShaoyun Liu1-0/+5
2018-09-11drm/amd/include: update the bitfield define for PF_MAX_REGIONShaoyun Liu1-2/+2
2018-09-11drm/amd/powerplay: added vega20 overdrive support V3Evan Quan1-0/+2
2018-08-29drm/amdgpu: Relocate some definitions v2Amber Lin1-0/+28
2018-08-29drm/amdkfd: Release an acquired process vmOak Zeng1-0/+1
2018-08-29drm/amdgpu: Set pasid for compute vm (v2)Oak Zeng1-2/+3
2018-08-27drm/amdgpu: update atomfirmware.hEvan Quan1-0/+86
2018-08-27drm/amdgpu/include: Add mp 11.0 header files. (v2)Feifei Xu2-0/+892
2018-08-27drm/amdgpu/include: add thm 11.0.2 headersEvan Quan2-0/+123
2018-08-27drm/amdgpu/include: Add sdma0/1 4.2 register headerfiles. (v3)Feifei Xu4-0/+8026
2018-08-27drm/amdgpu/include: Add nbio 7.4 header files (v4)Feifei Xu2-0/+53063
2018-08-27drm/amdgpu: add AVFS control to PP_FEATURE_MASKAlex Deucher1-0/+1
2018-08-27drm/amdgpu: add system interrupt mask for jrbcBoyuan Zhang1-0/+2
2018-08-27drm/amdgpu: add system interrupt register offset headerBoyuan Zhang1-0/+2
2018-08-07Merge branch 'drm-next-4.19' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie1-4/+11
2018-07-27drm/amd: Add missing fields in atom_integrated_system_info_v1_11Harry Wentland1-4/+11
2018-07-17drm/amdgpu: Add kfd2kgd.set_compute_idle interfaceFelix Kuehling1-0/+5
2018-07-13drm/amd: Add interrupt source definitions for SOC15 v3.Andrey Grodzovsky9-0/+359
2018-07-13drm/amd: Add interrupt source definitions for VI v3.Andrey Grodzovsky1-0/+98
2018-07-12drm/amd: Add gpu reset interfaces between amdgpu and amdkfdShaoyun Liu1-0/+10
2018-07-12drm/amdkfd: fix zero reading of VMID and PASID for HawaiiLan Xiao1-0/+5
2018-07-12drm/amdgpu: save vm fault information for amdkfdshaoyunl1-0/+20
2018-07-06drm/amd: Add sphinx documentation for amd_ip_funcsDarren Powell1-18/+27
2018-07-06drm/amd/pp: Remove the same struct define in powerplayRex Zhu1-35/+2
2018-07-06drm/amd/pp: Export notify_smu_enable_pwe to displayRex Zhu1-3/+4
2018-07-06drm/amdgpu: update amd_pcie.h to include gen4 speedsAlex Deucher1-0/+2
2018-07-06drm/amd/pp: Refine the interface exported to displayRex Zhu1-2/+1
2018-07-06drm/amd/powerplay: smc_dpm_info structure changeEvan Quan1-1/+4
2018-07-06drm/amdgpu: Add stutter mode ctrl in module parameterrex zhu1-0/+1
2018-07-06drm/amd/pp: Unify powergate_uvd/vce/mmhub to set_powergating_by_smuRex Zhu1-3/+2
2018-07-06drm/amdgpu: Rename set_mmhub_powergating_by_smu to powergate_mmhubRex Zhu1-1/+1
2018-06-15drm/amdgpu: add more jpeg register offset headersBoyuan Zhang1-0/+20
2018-06-13drm/amd/include: Update df 3.6 mask and shift definitionShaoyun Liu1-4/+4
2018-05-30drm/amdgpu: correct SMU11 SYSPLL0 clock id valuesEvan Quan1-7/+5