summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/calcs
AgeCommit message (Expand)AuthorFilesLines
2017-09-27drm/amd/display: Roll core_surface into dc_surfaceHarry Wentland2-21/+21
2017-09-27drm/amd/display: fix YCbCr420 deep color mode not supportedCharlene Liu1-0/+2
2017-09-27drm/amd/display: revert dcn10 soc defaults to 17 19Dmytro Laktyushkin1-2/+2
2017-09-27drm/amd/display: change non_dpm0 state's default SR latencyCharlene Liu1-2/+2
2017-09-27drm/amd/display: call pplib to update clocksEric Yang1-42/+4
2017-09-27drm/amd/display: Change how we disable pipe splitEric Yang1-2/+1
2017-09-27drm/amd/display: block modes that require read bw greater than 30%Eric Yang1-1/+17
2017-09-27drm/amd/display: move number of memory channel calc out of pplib callEric Yang1-4/+0
2017-09-27drm/amd/display: update DPM bounding boxTony Cheng1-23/+48
2017-09-27drm/amd/display: Fix for hdmi frame pack stereoVitaly Prosyak1-1/+9
2017-09-27drm/amd/display: fix dcn pipe reset sequenceDmytro Laktyushkin1-8/+11
2017-09-27drm/amd/display: fix bw_calc_auto translation errorDmytro Laktyushkin1-1/+1
2017-09-27drm/amd/display: dcn bw_calc_auto update rev 247 to 250Dmytro Laktyushkin1-2638/+897
2017-09-27drm/amd/display: make variable latency into a regkey optionDmytro Laktyushkin1-3/+8
2017-09-27drm/amd/display: use different sr latencies for dpm0 dcn bw calcDmytro Laktyushkin1-0/+18
2017-09-27drm/amd/display: add pipe split disable regkeyDmytro Laktyushkin1-1/+1
2017-09-27drm/amd/display: RV stereo supportVitaly Prosyak1-3/+1
2017-09-27drm/amd/display: redesign mpcDmytro Laktyushkin1-0/+1
2017-09-27drm/amd/display: add bw logging for dcnDmytro Laktyushkin1-0/+138
2017-09-27drm/amd/display: Don't guard x86 in MakefileHarry Wentland1-2/+0
2017-09-27drm/amd/display: Limit DCN to x86 archHarry Wentland1-0/+2
2017-09-27drm/amd/display: single channel bandwidth verses dual channel bandwidthCharlene Liu1-3/+6
2017-09-27drm/amd/display: Add 64KB_S_T and 64KB_D_T swizzle mode.Yongqiang Sun1-0/+2
2017-09-27drm/amd/display: refactor bw related variable structure in val_ctxDmytro Laktyushkin2-49/+48
2017-09-27drm/amd/display: bw debug options now apply to dml as wellDmytro Laktyushkin1-7/+34
2017-09-27drm/amdgpu/display: Enable DCN in DCAlex Deucher1-0/+8
2017-09-27drm/amdgpu/display: Add calcs code for DCNHarry Wentland5-0/+5176
2017-09-27drm/amd/display: fix dce_calc surface pitch setting for non underlay pipesDmytro Laktyushkin1-2/+2
2017-09-27drm/amd/display: Rename bandwidth_calcs.h to dce_calcs.hHarry Wentland1-1/+1
2017-09-27drm/amd/display: fix bw calc internal initialization errorDmytro Laktyushkin1-2/+2
2017-09-27drm/amd/display: Fixed bandwidth calculation error when converting fractionsLogatharshan Thothiralingam1-4/+4
2017-09-27drm/amd/display: Remove DCE12 guardsAlex Deucher1-4/+0
2017-09-27drm/amd/display: Enable DCE12 supportAlex Deucher1-0/+117
2017-09-27drm/amd/display: rename bandwidth_calcs.c to dce_calcs.c (v2)Dmytro Laktyushkin2-1/+1
2017-09-27drm/amd/display: Enable regamma 25 segments and use double buffer.Vitaly Prosyak2-1/+198
2017-09-27drm/amd/display: Adding 10 bpcc video P010 formatVitaly Prosyak1-0/+5
2017-09-27drm/amd/display: rename BGRA8888 to ABGR8888Tony Cheng1-2/+2
2017-09-27drm/amd/display: Output Transfer Function Regamma RefactorAmy Zhang2-1482/+1
2017-09-27drm/amd/display: Add Polaris12 to bw_calcJoshua Aberback1-2/+2
2017-09-27drm/amd/display: Support 64-bit Polaris11 5k VSRJoshua Aberback1-6/+34
2017-09-27drm/amd/display: Remove unused function in gamma_calcsHarry Wentland1-39/+0
2017-09-27drm/amd/display: Implement gamma correction using input LUTAric Cyr1-18/+11
2017-09-27drm/amd/display: Fix Regamma end pointAnthony Koo1-10/+24
2017-09-27drm/amd/display: Fix programming of gamma end pointsAnthony Koo1-24/+27
2017-09-27drm/amd/display: Fix distribution of segments for PQAnthony Koo1-3/+48
2017-09-27drm/amd/display: Implement PQ curve based on output transfer functionAnthony Koo1-5/+88
2017-09-27drm/amd/display: Fix bunch of warnings in DCHarry Wentland1-1/+1
2017-09-27drm/amd/dc: Add dc display driver (v2)Harry Wentland4-0/+4799