summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu
AgeCommit message (Expand)AuthorFilesLines
2020-07-15drm/amdgpu: add sdma ip block for navy_flounderJiansong Chen2-2/+19
2020-07-15drm/amdgpu: add gfx ip block for navy_flounderJiansong Chen2-0/+5
2020-07-15drm/amdgpu: add ih ip block for navy_flounderJiansong Chen2-0/+2
2020-07-15drm/amdgpu: add gmc ip block for navy_flounderJiansong Chen2-6/+13
2020-07-15drm/amdgpu: add common ip block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu: add support on mmhub for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: initialize IP offset for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/soc15: add support for navy_flounderJiansong Chen1-0/+7
2020-07-15drm/amdgpu/gfx10: add clockgating support for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/gmc10: add navy_flounder supportJiansong Chen1-0/+3
2020-07-15drm/amdgpu/gfx10: add support for navy_flounder firmwareJiansong Chen1-0/+10
2020-07-15drm/amdgpu: set asic family and ip blocks for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: set fw load type for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: add navy_flounder gpu info firmwareJiansong Chen1-0/+4
2020-07-15drm/amdgpu: add navy_flounder asic typeJiansong Chen1-0/+1
2020-07-15drm/amdgpu: expand to add multiple trap event irq idHuang Rui1-26/+41
2020-07-15drm/amd/sriov skip vcn powergating and dec_ring_testJack Zhang2-5/+20
2020-07-15drm/amdgpu: correct ta header v2 ucode init start addressJohn Clements1-1/+3
2020-07-15drm/amd/sriov porting sriov cap to vcn3.0Jack Zhang1-32/+318
2020-07-15drm/amd/sriov add mmsch_v3 interfaceJack Zhang1-0/+130
2020-07-15drm/amdgpu: optimize rlcg write for gfx_v10Jack Zhang1-7/+19
2020-07-15drm/amd/sriov skip jped ip block and close pgcg flagsJack Zhang1-1/+8
2020-07-15drm/amd/powerplay: drop unused APIs and parametersEvan Quan1-6/+6
2020-07-15drm/amdgpu: add module parameter choose reset modeWenhui Sheng7-0/+47
2020-07-15drm/amdgpu: enable mode1 resetWenhui Sheng1-7/+12
2020-07-15drm/amdgpu: RAS emergency restart logic refineWenhui Sheng3-11/+24
2020-07-15drm/amd/powerplay: add SMU mode1 resetWenhui Sheng2-0/+23
2020-07-14drm/amdgpu/sdma5: fix wptr overwritten in ->get_wptr()Xiaojie Yuan1-18/+8
2020-07-14drm/amdgpu: fix preemption unit testJack Xiao1-5/+15
2020-07-14drm/amdgpu/gfx10: fix race condition for kiqJack Xiao1-1/+8
2020-07-14drm/amdgpu/sdma5: fix wptr overwritten in ->get_wptr()Xiaojie Yuan2-36/+16
2020-07-14drm/amdgpu: use ARRAY_SIZE() to add amdgpu debugfs filesXiaojie Yuan3-4/+8
2020-07-13drm/amdgpu: stop allocating dummy GTT nodesChristian König2-80/+42
2020-07-13drm: amdgpu: fix common struct sg_table related issuesMarek Szyprowski3-13/+10
2020-07-11drm/amdgpu: fix spelling mistake "Falied" -> "Failed"Colin Ian King1-1/+1
2020-07-11drm/amdgpu: fix preemption unit testJack Xiao1-5/+15
2020-07-11drm/amdgpu/gfx10: fix race condition for kiqJack Xiao1-1/+8
2020-07-11drm/amdgpu: minor cleanup of phase1 suspend codeNirmoy Das1-10/+13
2020-07-11drm/amd/powerplay: revise calling chain on retrieving frequency rangeEvan Quan2-5/+3
2020-07-11drm/amd/powerplay: revise calling chain on setting soft limitEvan Quan1-1/+3
2020-07-11drm/amdgpu: enable gpu recovery for sienna cichlidLikun Gao1-0/+1
2020-07-11drm/amdgpu: remove unnecessary logic of ASIC checkLikun Gao3-15/+2
2020-07-11drm/amdgpu: don't do soft recovery if gpu_recovery=0Marek Olšák1-1/+2
2020-07-09drm/amdgpu: don't do soft recovery if gpu_recovery=0Marek Olšák1-1/+2
2020-07-09drm/amdgpu: add TMR destory function for pspHuang Rui1-4/+53
2020-07-09drm/amdgpu: asd function needs to be unloaded in suspend phaseHuang Rui1-0/+6
2020-07-08gpu/drm: Remove debug info about CPU addressTiezhu Yang1-3/+2
2020-07-08drm/amdgpu: use register distance member instead of hardcode in mmhub v9.4Huang Rui1-16/+21
2020-07-08drm/amdgpu: use register distance member instead of hardcode in mmhub v2Huang Rui1-15/+24
2020-07-08drm/amdgpu: use register distance member instead of hardcode in mmhub v1Huang Rui1-15/+24
generated by cgit v1.2.3 (git 2.39.0) at 2025-10-02 10:16:21 +0300