summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/mes_v12_0.c
AgeCommit message (Expand)AuthorFilesLines
2025-05-01drm/amdgpu/mes: use correct MES pipe for resetsAlex Deucher1-1/+1
2025-05-01drm/amdgpu/mes: consolidate on a single mes reset callbackAlex Deucher1-4/+4
2025-05-01drm/amdgpu/mes: remove more unused functionsAlex Deucher1-27/+0
2025-05-01drm/amdgpu: Fix API status offset for MES queue resetJesse.Zhang1-1/+1
2025-04-21drm/amdgpu/mes12: add conversion for priority levelsAlex Deucher1-2/+19
2025-04-11drm/amdgpu: adjust enforce_isolation handlingAlex Deucher1-1/+1
2025-04-11drm/amdgpu/mes12: use the device value for enforce isolationAlex Deucher1-1/+1
2025-04-08drm/amdgpu/mes: centralize gfx_hqd mask managementAlex Deucher1-12/+3
2025-04-08drm/amdgpu: Remove the MES self testArunpravin Paneer Selvam1-12/+1
2025-04-08drm/amdgpu: fix MES GFX maskArvind Yadav1-3/+12
2025-04-08drm/amdgpu/mes12: optimize MES pipe FW version fetchingAlex Deucher1-9/+12
2025-03-14drm/amd/amdgpu: Fix MES init sequenceShaoyun Liu1-23/+20
2025-02-27drm/amdgpu/mes12: drop amdgpu_mes_suspend()/amdgpu_mes_resume() callsAlex Deucher1-13/+1
2025-02-25drm/amdgpu/mes: keep enforce isolation up to dateAlex Deucher1-0/+4
2025-02-25drm/amdgpu: correct the name of mes_pipe structureLikun Gao1-7/+7
2025-02-17drm/amdgpu/mes12: allocate hw_resource_1 buffer onceAlex Deucher1-20/+17
2025-02-13drm/amdgpu/mes: Add cleaner shader fence address handling in MES for GFX12Alex Deucher1-0/+22
2025-01-24drm/amd/amdgpu: Enable scratch data dump for mes 12Shaoyun Liu1-13/+36
2024-12-12drm/amdgpu/mes12: Implement reset gfx/compute queue function by mmioJesse.zhang@amd.com1-1/+87
2024-12-12drm/amdgpu/mes12: Implement reset sdmav7 queue function by mmioJesse.zhang@amd.com1-0/+46
2024-12-10drm/amdgpu: reduce the mmio writes in kiq settingPrike Liang1-3/+1
2024-11-13drm/amd/amdgpu: limit single process inside MESShaoyun Liu1-0/+11
2024-11-11drm/amdgpu/mes12: correct kiq unmap latencyJack Xiao1-1/+1
2024-10-15drm/amdgpu/mes: fix issue of writing to the same log buffer from 2 MES pipesMichael Chen1-2/+2
2024-10-07drm/amdgpu: update the handle ptr in hw_finiSunil Khatri1-13/+12
2024-10-07drm/amdgpu: update the handle ptr in hw_initSunil Khatri1-7/+13
2024-10-07drm/amdgpu: update the handle ptr in resumeSunil Khatri1-2/+2
2024-10-07drm/amdgpu: update the handle ptr in suspendSunil Khatri1-2/+2
2024-10-02drm/amdgpu: update the handle ptr in sw_finiSunil Khatri1-2/+2
2024-10-02drm/amdgpu: update the handle ptr in sw_initSunil Khatri1-2/+2
2024-10-02drm/amdgpu: update the handle ptr in late_initSunil Khatri1-2/+2
2024-10-02drm/amdgpu: update the handle ptr in early_initSunil Khatri1-2/+2
2024-09-25drm/amdgpu/mes12: set enable_level_process_quantum_checkJack Xiao1-0/+1
2024-09-18drm/amdgpu/mes12: reduce timeoutAlex Deucher1-1/+1
2024-09-18drm/amdgpu/mes12: switch SET_SHADER_DEBUGGER pkt to mes schq pipeJack Xiao1-5/+6
2024-08-29drm/amdgpu/mes: add mes mapping legacy queue switchJack Xiao1-3/+6
2024-08-16drm/amdgpu/mes12: add API for user queue resetAlex Deucher1-0/+27
2024-08-13drm/amdgpu/mes12: sw/hw fini for unified mesJack Xiao1-11/+20
2024-08-13drm/amdgpu/mes12: configure two pipes hardware resourcesJack Xiao1-23/+26
2024-08-13drm/amdgpu/mes12: adjust mes12 sw/hw init for multiple pipesJack Xiao1-46/+69
2024-08-13drm/amdgpu/mes12: add mes pipe switch supportJack Xiao1-26/+34
2024-08-13drm/amdgpu/mes12: load unified mes fw on pipe0 and pipe1Jack Xiao1-24/+3
2024-08-13drm/amdgpu/mes: add multiple mes ring instances supportJack Xiao1-17/+17
2024-08-13drm/amdgpu/mes12: add API for legacy queue resetAlex Deucher1-0/+33
2024-08-13drm/amdgpu/mes: fix mes ring buffer overflowJack Xiao1-4/+14
2024-07-28drm/amdgpu: increase mes log buffer size for gfx12Michael Chen1-2/+6
2024-07-12drm/amdgpu/mes12: add missing opcode stringAlex Deucher1-0/+1
2024-06-19drm/amdgpu: cleanup MES12 command submissionAlex Deucher1-28/+48
2024-05-23drm/amdgpu/mes12: mes hw_fini fix for mode1 resetJack Xiao1-3/+4
2024-05-18drm/amdgpu/mes: use mc address for wptr in add queue packetFrank Min1-5/+1