index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
amd
/
amdgpu
/
mes_v10_1.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-07-01
drm/amdgpu/mes10.1: add no scheduler flag for mes
Alex Deucher
1
-0
/
+1
2020-07-01
drm/amdgpu/mes: allocate memory slots for hw resource setting
Le Ma
1
-0
/
+36
2020-07-01
drm/amdgpu/mes: add status fence memory definitions
Le Ma
1
-0
/
+2
2020-07-01
drm/amdgpu/mes: correct register offset for sienna_cichlid
Likun Gao
1
-4
/
+35
2020-07-01
drm/amdgpu/mes10.1: update mes initialization
Jack Xiao
1
-5
/
+15
2020-07-01
drm/amdgpu/mes10.1: copy mes fw info into global fw array
Jack Xiao
1
-0
/
+17
2020-07-01
drm/amdgpu/mes10.1: add sienna_cichlid mes firmware support
Jack Xiao
1
-0
/
+4
2020-07-01
drm/amdgpu/mes10.1: implement setting hardware resources
Jack Xiao
1
-0
/
+41
2020-07-01
drm/amdgpu/mes10.1: implement querying the scheduler status
Jack Xiao
1
-0
/
+19
2020-07-01
drm/amdgpu/mes10.1: implement removing hardware queue
Jack Xiao
1
-1
/
+18
2020-07-01
drm/amdgpu/mes10.1: implement adding hardware queue
Jack Xiao
1
-1
/
+49
2020-07-01
drm/amdgpu/mes10.1: add the helper function for mes command submission
Jack Xiao
1
-0
/
+30
2020-07-01
drm/amdgpu/mes10.1: add the mes fw api
Jack Xiao
1
-0
/
+1
2020-07-01
drm/amdgpu/mes10.1: enable the mes ring during initialization
Jack Xiao
1
-0
/
+31
2020-07-01
drm/amdgpu/mes10.1: install mes queue via kiq
Jack Xiao
1
-0
/
+27
2020-07-01
drm/amdgpu/mes10.1: install mes queue by register programming
Jack Xiao
1
-0
/
+62
2020-07-01
drm/amdgpu/mes10.1: initialize the mqd
Jack Xiao
1
-0
/
+130
2020-07-01
drm/amdgpu/mes10.1: allocate mqd buffer
Jack Xiao
1
-0
/
+37
2020-07-01
drm/amdgpu/mes10.1: implement the ring functions of mes specific
Jack Xiao
1
-0
/
+43
2020-07-01
drm/amdgpu/mes10.1: initialize the software part of mes ring
Jack Xiao
1
-0
/
+26
2020-07-01
drm/amdgpu/mes10.1: allocate the eop buffer
Jack Xiao
1
-0
/
+33
2019-06-25
Merge branch 'drm-next' into drm-next-5.3
Alex Deucher
1
-0
/
+1
2019-06-22
drm/amdgpu/mes10.1: enable mes FW backdoor loading
Jack Xiao
1
-0
/
+36
2019-06-22
drm/amdgpu/mes10.1: implement mes enablement function
Jack Xiao
1
-0
/
+33
2019-06-22
drm/amdgpu/mes10.1: implement MES firmware backdoor loading
Jack Xiao
1
-0
/
+67
2019-06-22
drm/amdgpu/mes10.1: implement ucode buffers destruction
Jack Xiao
1
-0
/
+11
2019-06-22
drm/amdgpu/mes10.1: upload mes data ucode to gpu buffer
Jack Xiao
1
-0
/
+32
2019-06-22
drm/amdgpu/mes10.1: upload mes ucode to gpu buffer
Jack Xiao
1
-0
/
+34
2019-06-22
drm/amdgpu/mes10.1: implement ucode CPU buffer destruction
Jack Xiao
1
-0
/
+6
2019-06-22
drm/amdgpu/mes10.1: load mes firmware file to CPU buffer
Jack Xiao
1
-0
/
+43
2019-06-22
drm/amdgpu/mes10.1: add ip block mes10.1 (v2)
Jack Xiao
1
-0
/
+103