index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
Age
Commit message (
Expand
)
Author
Files
Lines
2021-11-08
Merge tag 'cxl-for-5.16' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl...
Linus Torvalds
12
-1311
/
+1580
2021-10-29
cxl/pci: Use pci core's DVSEC functionality
Ben Widawsky
1
-24
/
+2
2021-10-29
cxl/pci: Split cxl_pci_setup_regs()
Ben Widawsky
1
-36
/
+37
2021-10-29
cxl/pci: Add @base to cxl_register_map
Dan Williams
2
-15
/
+26
2021-10-29
cxl/pci: Make more use of cxl_register_map
Ben Widawsky
1
-34
/
+25
2021-10-29
cxl/pci: Remove pci request/release regions
Ben Widawsky
1
-5
/
+0
2021-10-29
cxl/pci: Fix NULL vs ERR_PTR confusion
Dan Williams
1
-1
/
+1
2021-10-29
cxl/pci: Remove dev_dbg for unknown register blocks
Ben Widawsky
1
-3
/
+0
2021-10-29
cxl/pci: Convert register block identifiers to an enum
Ben Widawsky
1
-6
/
+8
2021-10-08
cxl/acpi: Do not fail cxl_acpi_probe() based on a missing CHBS
Alison Schofield
1
-4
/
+6
2021-09-25
cxl/core: Replace unions with struct_group()
Kees Cook
1
-43
/
+18
2021-09-22
cxl/pci: Disambiguate cxl_pci further from cxl_mem
Ben Widawsky
1
-33
/
+35
2021-09-22
cxl/core: Split decoder setup into alloc + add
Dan Williams
5
-126
/
+114
2021-09-22
tools/testing/cxl: Introduce a mock memory device + driver
Dan Williams
3
-5
/
+5
2021-09-22
cxl/mbox: Move command definitions to common location
Dan Williams
3
-48
/
+65
2021-09-22
cxl/bus: Populate the target list at decoder create
Dan Williams
3
-27
/
+91
2021-09-21
tools/testing/cxl: Introduce a mocked-up CXL port hierarchy
Dan Williams
2
-15
/
+37
2021-09-21
cxl/pmem: Add support for multiple nvdimm-bridge objects
Dan Williams
3
-16
/
+33
2021-09-21
cxl/pmem: Translate NVDIMM label commands to CXL label commands
Dan Williams
1
-4
/
+124
2021-09-21
cxl/mbox: Add exclusive kernel command support
Dan Williams
4
-3
/
+67
2021-09-21
cxl/mbox: Convert 'enabled_cmds' to DECLARE_BITMAP
Dan Williams
2
-12
/
+2
2021-09-21
cxl/pci: Use module_pci_driver
Dan Williams
1
-22
/
+8
2021-09-21
cxl/mbox: Move mailbox and other non-PCI specific infrastructure to the core
Dan Williams
7
-949
/
+972
2021-09-21
cxl/pci: Drop idr.h
Dan Williams
1
-1
/
+0
2021-09-21
cxl/mbox: Introduce the mbox_send operation
Dan Williams
2
-55
/
+63
2021-09-21
cxl/pci: Clean up cxl_mem_get_partition_info()
Dan Williams
2
-26
/
+24
2021-09-21
cxl/pci: Make 'struct cxl_mem' device type generic
Dan Williams
3
-47
/
+41
2021-09-09
Merge tag 'cxl-for-5.15' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl...
Linus Torvalds
13
-723
/
+988
2021-09-07
cxl/registers: Fix Documentation warning
Dan Williams
1
-1
/
+14
2021-09-07
cxl/pmem: Fix Documentation warning
Dan Williams
1
-2
/
+28
2021-09-07
cxl/pci: Fix debug message in cxl_probe_regs()
Li Qiang (Johnny Li)
1
-2
/
+2
2021-09-07
cxl/pci: Fix lockdown level
Dan Williams
1
-1
/
+1
2021-09-07
cxl/acpi: Do not add DSDT disabled ACPI0016 host bridge ports
Alison Schofield
1
-4
/
+8
2021-08-11
cxl/mem: Adjust ram/pmem range to represent DPA ranges
Ira Weiny
1
-8
/
+6
2021-08-10
cxl/mem: Account for partitionable space in ram/pmem ranges
Ira Weiny
2
-5
/
+96
2021-08-07
cxl/pci: Store memory capacity values
Ira Weiny
2
-3
/
+37
2021-08-06
cxl/pci: Simplify register setup
Ben Widawsky
3
-27
/
+13
2021-08-06
cxl/pci: Ignore unknown register block types
Ben Widawsky
1
-8
/
+12
2021-08-06
cxl/core: Move memdev management to core
Ben Widawsky
6
-234
/
+275
2021-08-06
cxl/pci: Introduce cdevm_file_operations
Dan Williams
2
-27
/
+53
2021-08-06
cxl/core: Move register mapping infrastructure
Dan Williams
3
-228
/
+237
2021-08-06
cxl/core: Move pmem functionality
Dan Williams
4
-202
/
+225
2021-08-06
cxl/core: Improve CXL core kernel docs
Ben Widawsky
1
-2
/
+9
2021-08-06
cxl: Move cxl_core to new directory
Ben Widawsky
6
-7
/
+10
2021-07-21
bus: Make remove callback return void
Uwe Kleine-König
1
-2
/
+1
2021-06-18
cxl/pci: Rename CXL REGLOC ID
Ben Widawsky
2
-2
/
+2
2021-06-18
cxl/acpi: Use the ACPI CFMWS to create static decoder objects
Alison Schofield
1
-0
/
+122
2021-06-18
cxl/acpi: Add the Host Bridge base address to CXL port objects
Alison Schofield
1
-5
/
+95
2021-06-16
cxl/pmem: Register 'pmem' / cxl_nvdimm devices
Dan Williams
5
-16
/
+215
2021-06-16
cxl/pmem: Add initial infrastructure for pmem support
Dan Williams
6
-2
/
+335
[next]