index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
port.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-06
cxl: Refactor to use __free() for cxl_root allocation in cxl_endpoint_port_pr...
Dave Jiang
1
-3
/
+2
2024-01-06
cxl: Convert find_cxl_root() to return a 'struct cxl_root *'
Dave Jiang
1
-1
/
+3
2023-12-23
cxl: Add callback to parse the SSLBIS subtable from CDAT
Dave Jiang
1
-0
/
+2
2023-12-23
cxl: Add callback to parse the DSMAS subtables from CDAT
Dave Jiang
1
-0
/
+1
2023-10-28
cxl: Add support for reading CXL switch CDAT table
Dave Jiang
1
-0
/
+3
2023-06-26
Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxl
Dan Williams
1
-2
/
+5
2023-06-26
Revert "cxl/port: Enable the HDM decoder capability for switch ports"
Dan Williams
1
-9
/
+5
2023-06-25
cxl/regs: Remove early capability checks in Component Register setup
Robert Richter
1
-1
/
+4
2023-06-25
cxl: Rename 'uport' to 'uport_dev'
Dan Williams
1
-1
/
+1
2023-05-19
cxl: Move cxl_await_media_ready() to before capacity info retrieval
Dave Jiang
1
-6
/
+0
2023-05-18
cxl/port: Enable the HDM decoder capability for switch ports
Dan Williams
1
-5
/
+9
2023-04-18
cxl/port: Scan single-target ports for decoders
Dan Williams
1
-5
/
+13
2023-04-05
cxl/port: Fix find_cxl_root() for RCDs and simplify it
Dan Williams
1
-1
/
+1
2023-04-05
cxl/hdm: Skip emulation when driver manages mem_enable
Dan Williams
1
-1
/
+1
2023-02-15
Merge branch 'for-6.3/cxl-rr-emu' into cxl/next
Dan Williams
1
-5
/
+10
2023-02-15
cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decoders
Dave Jiang
1
-1
/
+1
2023-02-15
cxl/hdm: Emulate HDM decoder from DVSEC range registers
Dave Jiang
1
-1
/
+1
2023-02-15
cxl/port: Export cxl_dvsec_rr_decode() to cxl_port
Dave Jiang
1
-7
/
+13
2023-02-11
cxl/region: Add region autodiscovery
Dan Williams
1
-1
/
+46
2023-02-11
cxl/port: Split endpoint and switch port probe
Dan Williams
1
-30
/
+39
2022-07-20
cxl/port: Read CDAT table
Ira Weiny
1
-0
/
+53
2022-05-19
cxl/port: Reuse 'struct cxl_hdm' context for hdm init
Dan Williams
1
-11
/
+14
2022-05-19
cxl/port: Move endpoint HDM Decoder Capability init to port driver
Dan Williams
1
-0
/
+11
2022-02-09
cxl/core/port: Add endpoint decoders
Ben Widawsky
1
-8
/
+9
2022-02-09
cxl/mem: Add the cxl_mem driver
Ben Widawsky
1
-0
/
+12
2022-02-09
cxl/core/port: Remove @host argument for dport + decoder enumeration
Dan Williams
1
-4
/
+4
2022-02-09
cxl/port: Add a driver for 'struct cxl_port' objects
Ben Widawsky
1
-0
/
+63