Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2022-12-04 | cxl/core/regs: Make cxl_map_{component, device}_regs() device generic | Dan Williams | 1 | -9/+0 |
2022-07-20 | cxl/port: Read CDAT table | Ira Weiny | 1 | -0/+1 |
2022-05-19 | cxl/port: Reuse 'struct cxl_hdm' context for hdm init | Dan Williams | 1 | -1/+1 |
2022-05-19 | cxl/pci: Drop @info argument to cxl_hdm_decode_init() | Dan Williams | 1 | -3/+1 |
2022-05-19 | cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init() | Dan Williams | 1 | -2/+2 |
2022-05-19 | cxl/mem: Consolidate CXL DVSEC Range enumeration in the core | Dan Williams | 1 | -0/+4 |
2022-02-09 | cxl/pci: Retrieve CXL DVSEC memory info | Ben Widawsky | 1 | -0/+13 |
2022-02-09 | cxl/core/port: Remove @host argument for dport + decoder enumeration | Dan Williams | 1 | -1/+1 |
2022-02-09 | cxl/port: Add a driver for 'struct cxl_port' objects | Ben Widawsky | 1 | -0/+1 |
2022-02-09 | cxl/core: Generalize dport enumeration in the core | Dan Williams | 1 | -0/+1 |
2022-02-09 | cxl/pci: Rename pci.h to cxlpci.h | Dan Williams | 1 | -0/+60 |