starfive-tech/linux.git - StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)

Age	Commit message (Expand)	Author	Files	Lines
2024-05-08	PCI/CXL: Move CXL Vendor ID to pci_ids.h	Dave Jiang	1	-1/+0
2024-03-13	cxl/pci: Get rid of pointer arithmetic reading CDAT table	Robert Richter	1	-0/+24
2023-12-23	cxl: Calculate and store PCI link latency for the downstream ports	Dave Jiang	1	-0/+13
2023-05-30	cxl/pci: Find and register CXL PMU devices	Jonathan Cameron	1	-0/+1
2023-05-19	cxl: Wait Memory_Info_Valid before access memory related info	Dave Jiang	1	-0/+2
2023-04-04	cxl/pci: Handle truncated CDAT entries	Lukas Wunner	1	-0/+14
2023-02-15	Merge branch 'for-6.3/cxl-rr-emu' into cxl/next	Dan Williams	1	-1/+2
2023-02-15	cxl/port: Export cxl_dvsec_rr_decode() to cxl_port	Dave Jiang	1	-1/+2
2023-01-27	cxl/mem: Wire up event interrupts	Davidlohr Bueso	1	-0/+6
2023-01-05	cxl/pci: Move tracepoint definitions to drivers/cxl/core/	Dan Williams	1	-0/+3
2022-12-04	cxl/core/regs: Make cxl_map_{component, device}_regs() device generic	Dan Williams	1	-9/+0
2022-07-20	cxl/port: Read CDAT table	Ira Weiny	1	-0/+1
2022-05-19	cxl/port: Reuse 'struct cxl_hdm' context for hdm init	Dan Williams	1	-1/+1
2022-05-19	cxl/pci: Drop @info argument to cxl_hdm_decode_init()	Dan Williams	1	-3/+1
2022-05-19	cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()	Dan Williams	1	-2/+2
2022-05-19	cxl/mem: Consolidate CXL DVSEC Range enumeration in the core	Dan Williams	1	-0/+4
2022-02-09	cxl/pci: Retrieve CXL DVSEC memory info	Ben Widawsky	1	-0/+13
2022-02-09	cxl/core/port: Remove @host argument for dport + decoder enumeration	Dan Williams	1	-1/+1
2022-02-09	cxl/port: Add a driver for 'struct cxl_port' objects	Ben Widawsky	1	-0/+1
2022-02-09	cxl/core: Generalize dport enumeration in the core	Dan Williams	1	-0/+1
2022-02-09	cxl/pci: Rename pci.h to cxlpci.h	Dan Williams	1	-0/+60