summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2022-06-30clk: qcom: gcc-msm8939: Add missing system_mm_noc_bfdcd_clk_srcBryan O'Donoghue1-0/+13
2022-06-30clk: qcom: gcc-msm8939: Fix bimc_ddr_clk_src rcgr base addressBryan O'Donoghue1-1/+1
2022-06-30clk: qcom: gcc-sc8280xp: use phy-mux clock for PCIeJohan Hovold1-90/+31
2022-06-27clk: qcom: clk-krait: add apq/ipq8064 errata workaroundAnsuel Smith3-0/+25
2022-06-27clk: qcom: clk-krait: unlock spin after mux completionAnsuel Smith1-1/+6
2022-06-27clk: qcom: clk-hfpll: use poll_timeout macroAnsuel Smith1-6/+9
2022-06-27clk: qcom: gcc-sm6350: Drop extra semicolonLi kunyu1-1/+1
2022-06-26clk: qcom: gcc-sc8280xp: use collapse-voting for PCIe GDSCsJohan Hovold1-0/+21
2022-06-26clk: qcom: gdsc: add support for collapse-vote registersJohan Hovold2-2/+11
2022-06-26clk: qcom: gdsc: add collapse-bit helperJohan Hovold1-6/+17
2022-06-26clk: qcom: camcc-sm8250: Fix halt on boot by reducing driver's init levelVladimir Zapolskiy1-11/+1
2022-06-26Merge tag '20220608105238.2973600-1-dmitry.baryshkov@linaro.org' into clk-for...Bjorn Andersson5-70/+124
2022-06-26clk: qcom: gcc-sc7280: use new clk_regmap_phy_mux_ops for PCIe pipe clocksDmitry Baryshkov1-34/+15
2022-06-26clk: qcom: gcc-sm8450: use new clk_regmap_phy_mux_ops for PCIe pipe clocksDmitry Baryshkov1-36/+13
2022-06-26clk: qcom: regmap: add PHY clock source implementationDmitry Baryshkov3-0/+96
2022-06-25clk: qcom: mmcc-msm8996: use parent_hws/_data instead of parent_namesDmitry Baryshkov1-239/+495
2022-06-25clk: qcom: mmcc-msm8996: move clock parent tables downDmitry Baryshkov1-182/+182
2022-06-25clk: qcom: mmcc-msm8996: use ARRAY_SIZE instead of specifying num_parentsDmitry Baryshkov1-44/+44
2022-06-25clk: qcom: rpmh: Add note about sleep/wake state for BCMsStephen Boyd1-0/+5
2022-06-23clk: Remove never used devm_clk_*unregister()Andy Shevchenko1-48/+0
2022-06-23clk: Fix pointer casting to prevent oops in devm_clk_release()Uwe Kleine-König1-1/+1
2022-06-17clk: renesas: r8a779f0: Add HSCIF clocksWolfram Sang1-0/+4
2022-06-17clk: renesas: r8a779f0: Add PCIe clocksYoshihiro Shimoda1-0/+2
2022-06-17clk: renesas: r8a779f0: Add Z0 and Z1 clock supportGeert Uytterhoeven1-0/+2
2022-06-16clk: imx: clk-fracn-gppll: Add more freq config for video pllPeng Fan1-0/+3
2022-06-16clk: imx: clk-fracn-gppll: correct rdivPeng Fan1-1/+2
2022-06-16clk: imx: clk-fracn-gppll: Return rate in rate table properly in ->recalc_rate()Liu Ying1-11/+13
2022-06-16clk: imx: clk-fracn-gppll: fix mfd valuePeng Fan1-4/+4
2022-06-16clk: imx93: Correct the edma1's parent clockJacky Bai1-1/+1
2022-06-16clk: imx93: correct nic_media parentPeng Fan1-1/+1
2022-06-16clk: imx93: use adc_root as the parent clock of adc1Haibo Chen1-1/+1
2022-06-16clk: ti: Stop using legacy clkctrl names for omap4 and 5Tony Lindgren3-189/+185
2022-06-16clk: meson: axg-audio: Don't duplicate devm_clk_get_enabled()Uwe Kleine-König1-32/+4
2022-06-16clk: Provide new devm_clk helpers for prepared and enabled clocksUwe Kleine-König1-0/+27
2022-06-16clk: generalize devm_clk_get() a bitUwe Kleine-König1-17/+49
2022-06-16clk: mediatek: reset: Add infra_ao reset support for MT8186Rex-BC Chen1-0/+23
2022-06-16clk: mediatek: reset: Add infra_ao reset support for MT8192/MT8195Rex-BC Chen4-6/+60
2022-06-16clk: mediatek: reset: Add reset support for simple probeRex-BC Chen2-0/+8
2022-06-16clk: mediatek: reset: Add new register reset function with deviceRex-BC Chen13-16/+86
2022-06-16clk: mediatek: reset: Change return type for clock reset register functionRex-BC Chen2-8/+13
2022-06-16clk: mediatek: reset: Support inuput argument index modeRex-BC Chen2-1/+25
2022-06-16clk: mediatek: reset: Support nonsequence base offsets of reset registersRex-BC Chen15-43/+85
2022-06-16clk: mediatek: reset: Revise structure to control reset registerRex-BC Chen15-40/+186
2022-06-16clk: mediatek: reset: Merge and revise reset register functionRex-BC Chen15-46/+61
2022-06-16clk: mediatek: reset: Extract common drivers to update functionRex-BC Chen1-16/+22
2022-06-16clk: mediatek: reset: Refine and reorder functions in reset.cRex-BC Chen1-32/+36
2022-06-16clk: mediatek: reset: Fix written reset bit offsetRex-BC Chen1-2/+2
2022-06-16clk: mediatek: reset: Add reset.hRex-BC Chen3-14/+27
2022-06-13clk: renesas: rza1: Remove struct rz_cpgGeert Uytterhoeven1-18/+15
2022-06-13clk: renesas: r8a7779: Remove struct r8a7779_cpgGeert Uytterhoeven1-18/+9