index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
Files
Lines
2018-01-11
clk: Show symbolic clock flags in debugfs
Geert Uytterhoeven
1
-2
/
+55
2018-01-05
clk: renesas: r8a7796: Add FDP clock
ABE Hiroshige
1
-0
/
+1
2018-01-05
clk: Move __clk_{get,put}() into private clk.h API
Stephen Boyd
1
-0
/
+4
2018-01-05
clk: sunxi: Use CLK_IS_CRITICAL flag for critical clks
Stephen Boyd
6
-47
/
+44
2018-01-04
clk: Improve flags doc for of_clk_detect_critical()
Geert Uytterhoeven
1
-1
/
+1
2018-01-03
clk: sunxi-ng: a83t: Add M divider to TCON1 clock
Jernej Škrabec
1
-2
/
+2
2018-01-03
Merge tag 'meson-clk-for-v4.16-3' of git://github.com/BayLibre/clk-meson into...
Stephen Boyd
1
-1
/
+1
2018-01-03
clk: Prepare to remove asm-generic/clkdev.h
Stephen Boyd
1
-1
/
+1
2018-01-02
clk: qcom: Add APCS clock controller support
Georgi Djakov
3
-0
/
+150
2018-01-02
clk: qcom: Add regmap mux-div clocks support
Georgi Djakov
3
-0
/
+276
2018-01-02
clk: qcom: Add A53 PLL support
Georgi Djakov
3
-0
/
+118
2017-12-29
clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCU
Icenowy Zheng
1
-3
/
+3
2017-12-29
clk: sunxi-ng: add support for Allwinner H3 DE2 CCU
Icenowy Zheng
1
-0
/
+47
2017-12-29
clk: divider: fix incorrect usage of container_of
Jerome Brunet
5
-8
/
+7
2017-12-29
clk: mvebu: armada-37xx-periph: Use PTR_ERR_OR_ZERO()
Gomonovych, Vasyl
1
-4
/
+1
2017-12-29
clk: iproc: Minor tidy up of iproc pll data structures
Lori Hikichi
1
-47
/
+36
2017-12-29
clk: iproc: Allow plls to do minor rate changes without reset
Lori Hikichi
1
-0
/
+47
2017-12-29
clk: iproc: Fix error in the pll post divider rate calculation
Lori Hikichi
1
-16
/
+17
2017-12-29
clk: iproc: Allow iproc pll to runtime calculate vco parameters
Lori Hikichi
3
-35
/
+92
2017-12-28
clk: si5351: _si5351_clkout_reset_pll() can be static
Wu Fengguang
1
-1
/
+1
2017-12-28
clk: pxa: unbreak lookup of CLK_POUT
Igor Grinberg
1
-1
/
+5
2017-12-28
clk: meson-axg: make local symbol axg_gp0_params_table static
weiyongjun (A)
1
-1
/
+1
2017-12-28
clk: meson-axg: fix return value check in axg_clkc_probe()
weiyongjun (A)
1
-1
/
+1
2017-12-27
clk: use atomic runtime pm api in clk_core_is_enabled
Dong Aisheng
1
-1
/
+2
2017-12-27
clk: mediatek: Fix all warnings for missing struct clk_onecell_data
Sean Wang
1
-0
/
+1
2017-12-24
clk: meson: mpll: use 64-bit maths in params_from_rate
Martin Blumenstingl
1
-1
/
+1
2017-12-22
clk: si5351: Do not enable parent clocks on probe
Sergej Sawazki
1
-26
/
+9
2017-12-22
clk: si5351: Rename internal plls to avoid name collisions
Sergej Sawazki
1
-1
/
+1
2017-12-22
clk: si5351: Apply PLL soft reset before enabling the outputs
Sergej Sawazki
1
-0
/
+29
2017-12-22
clk: si5351: Add DT property to enable PLL reset
Sergej Sawazki
1
-0
/
+3
2017-12-22
clk: si5351: implement remove handler
Alexey Khoroshilov
1
-0
/
+13
2017-12-22
clk: axi-clkgen: Round closest in round_rate() and recalc_rate()
Lars-Peter Clausen
1
-3
/
+7
2017-12-22
clk: axi-clkgen: Correctly handle nocount bit in recalc_rate()
Lars-Peter Clausen
1
-5
/
+24
2017-12-22
clk: Don't touch hardware when reparenting during registration
Stephen Boyd
1
-2
/
+5
2017-12-22
clk: mediatek: fixup test-building of MediaTek clock drivers
Sean Wang
1
-1
/
+1
2017-12-22
clk: mediatek: group drivers under indpendent menu
Sean Wang
1
-46
/
+50
2017-12-22
clk: at91: pmc: Support backup for programmable clocks
Romain Izard
3
-0
/
+39
2017-12-22
clk: at91: pmc: Save SCSR during suspend
Romain Izard
1
-2
/
+2
2017-12-22
clk: at91: pmc: Wait for clocks when resuming
Romain Izard
1
-8
/
+16
2017-12-22
clk: qcom: ipq8074: add misc resets for PCIE and NSS
Abhishek Sahu
1
-0
/
+42
2017-12-22
clk: qcom: ipq8074: add GP and Crypto clocks
Abhishek Sahu
1
-0
/
+199
2017-12-22
clk: qcom: ipq8074: add NSS ethernet port clocks
Abhishek Sahu
1
-0
/
+1288
2017-12-22
clk: qcom: ipq8074: add NSS clocks
Abhishek Sahu
1
-0
/
+1034
2017-12-22
clk: qcom: ipq8074: add PCIE, USB and SDCC clocks
Abhishek Sahu
1
-0
/
+994
2017-12-22
clk: qcom: ipq8074: add remaining PLL’s
Abhishek Sahu
1
-1
/
+191
2017-12-22
clk: qcom: ipq8074: fix missing GPLL0 divider width
Abhishek Sahu
1
-0
/
+1
2017-12-22
clk: qcom: add parent map for regmap mux
Abhishek Sahu
4
-11
/
+18
2017-12-22
clk: qcom: add read-only divider operations
Abhishek Sahu
2
-0
/
+30
2017-12-22
clk: imx51: uart4, uart5 gates only exist on imx50, imx53
Philipp Zabel
1
-4
/
+8
2017-12-22
clk: qoriq: add more divider clocks support
Yuantian Tang
1
-1
/
+8
[prev]
[next]