index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
x86
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-29
clk: intel: remove redundant initialization of variable rate64
Colin Ian King
1
-1
/
+1
2020-05-27
clk: intel: Add CGU clock driver for a new SoC
Rahul Tanwar
6
-0
/
+1611
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-4
/
+1
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 288
Thomas Gleixner
1
-9
/
+1
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
1
-0
/
+1
2019-05-15
clk: Remove io.h from clk-provider.h
Stephen Boyd
1
-0
/
+1
2019-04-11
clk: x86: Add system specific quirk to mark clocks as critical
David Müller
1
-3
/
+11
2019-03-08
Merge branches 'clk-qcom-msm8998', 'clk-fractional-parent', 'clk-x86-mv' and ...
Stephen Boyd
1
-1
/
+1
2019-02-22
clk: x86: Move clk-lpss.h to platform_data/x86
Andy Shevchenko
1
-1
/
+1
2019-02-06
clk: clk-st: avoid clkdev lookup leak at remove
Matti Vaittinen
1
-1
/
+2
2018-09-18
clk: x86: Stop marking clocks as CLK_IS_CRITICAL
Hans de Goede
1
-7
/
+0
2018-09-18
clk: x86: add "ether_clk" alias for Bay Trail / Cherry Trail
Hans de Goede
1
-0
/
+11
2018-08-31
clk: x86: Set default parent to 48Mhz
Akshu Agrawal
1
-1
/
+1
2018-05-17
clk: x86: Add ST oscout platform clock
Akshu Agrawal
2
-1
/
+79
2017-07-19
clk: x86: Do not gate clocks enabled by the firmware
Carlo Caione
1
-0
/
+7
2017-05-01
clk: x86: pmc-atom: Checking for IS_ERR() instead of NULL
Dan Carpenter
1
-2
/
+2
2017-04-19
clk: x86: add "mclk" alias for Baytrail/Cherrytrail
Pierre-Louis Bossart
1
-0
/
+7
2017-01-27
clk: x86: Add Atom PMC platform clocks
Irina Tirdea
2
-0
/
+372
2016-03-03
clk: x86: Remove clkdev.h and clk.h includes
Stephen Boyd
1
-2
/
+0
2016-03-03
clk: x86: Remove CLK_IS_ROOT
Stephen Boyd
1
-1
/
+1
2014-10-20
clk: x86: drop owner assignment from platform_drivers
Wolfram Sang
1
-1
/
+0
2013-06-19
ACPI / LPSS: add support for Intel BayTrail
Mika Westerberg
1
-3
/
+1
2013-05-14
ACPI / LPSS: register clock device for Lynxpoint DMA properly
Rafael J. Wysocki
1
-4
/
+11
2013-03-22
ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
Rafael J. Wysocki
4
-175
/
+2
2013-01-24
clk: x86: add support for Lynxpoint LPSS clocks
Mika Westerberg
4
-0
/
+223