index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
sunxi-ng
/
ccu-sun8i-a83t.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282
Thomas Gleixner
1
-9
/
+1
2019-05-15
clk: Remove io.h from clk-provider.h
Stephen Boyd
1
-0
/
+1
2019-04-09
clk: sunxi-ng: a83t: Add pll-video0 as parent of csi-mclk
Chen-Yu Tsai
1
-2
/
+3
2018-08-27
clk: sunxi-ng: a83t: Add max. rate constraint to video PLLs
Jernej Skrabec
1
-0
/
+2
2018-01-03
clk: sunxi-ng: a83t: Add M divider to TCON1 clock
Jernej Škrabec
1
-2
/
+2
2017-12-08
clk: sunxi-ng: sun8i: a83t: Use sigma-delta modulation for audio PLL
Chen-Yu Tsai
1
-1
/
+10
2017-12-08
clk: sunxi-ng: sun8i: a83t: Add /2 fixed post divider to audio PLL
Chen-Yu Tsai
1
-3
/
+6
2017-11-15
clk: sunxi-ng: a83t: Fix i2c buses bits
Mylene JOSSERAND
1
-2
/
+2
2017-10-09
clk: sunxi-ng: a83t: Fix invalid csi-mclk mux offset
Ondrej Jirman
1
-1
/
+1
2017-08-30
clk: sunxi-ng: a83t: Support new timing mode for mmc2 clock
Chen-Yu Tsai
1
-8
/
+2
2017-06-07
clk: sunxi-ng: a83t: Fix audio PLL divider offset
Chen-Yu Tsai
1
-1
/
+1
2017-06-07
clk: sunxi-ng: a83t: Fix PLL lock status register offset
Chen-Yu Tsai
1
-1
/
+1
2017-06-07
clk: sunxi-ng: Add driver for A83T CCU
Chen-Yu Tsai
1
-0
/
+922