| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2018-11-05 | clk: sunxi-ng: h6: Set video PLLs limits | Jernej Skrabec | 1 | -0/+4 |
| 2018-11-05 | clk: sunxi-ng: sun50i: h6: Fix MMC clock mux width | Jagan Teki | 1 | -3/+3 |
| 2018-09-05 | clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocks | Icenowy Zheng | 1 | -20/+23 |
| 2018-08-27 | clk: sunxi-ng: h6: fix PWM gate/reset offset | Rongyi Chen | 1 | -1/+1 |
| 2018-08-27 | clk: sunxi-ng: h6: fix bus clocks' divider position | Icenowy Zheng | 1 | -4/+4 |
| 2018-03-21 | clk: sunxi-ng: add missing hdmi-slow clock for H6 CCU | Icenowy Zheng | 1 | -0/+4 |
| 2018-03-18 | clk: sunxi-ng: add support for the Allwinner H6 CCU | Icenowy Zheng | 1 | -0/+1207 |
 |
index : starfive-tech/linux.git | |
| StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |