index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
samsung
/
clk-exynos5410.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-09-09
clk: samsung: Add support for EPLL on exynos5410
Sylwester Nawrocki
1
-2
/
+28
2016-09-09
clk: samsung: exynos5410: Expose the peripheral DMA gate clocks
Sylwester Nawrocki
1
-0
/
+2
2016-09-09
clk: samsung: exynos5410: Use samsung_cmu_register_one() to simplify code
Chanwoo Choi
1
-20
/
+13
2016-06-02
clk: samsung: exynos5410: Add WDT, ACLK266 and SSS clocks
Krzysztof Kozlowski
1
-0
/
+4
2016-06-02
clk: samsung: exynos5410: Add TMU clock
Krzysztof Kozlowski
1
-0
/
+1
2016-06-02
clk: samsung: exynos5410: Add I2C, HSI2C and RTC clocks
Krzysztof Kozlowski
1
-0
/
+9
2016-06-02
clk: samsung: exynos5410: Add serial3, USB and PWM clocks
Krzysztof Kozlowski
1
-0
/
+36
2016-06-02
clk: samsung: exynos5410: Constify all clock initializers
Krzysztof Kozlowski
1
-4
/
+4
2015-07-20
clk: samsung: Properly include clk.h and clkdev.h
Stephen Boyd
1
-2
/
+0
2014-06-30
clk: samsung: Register clk provider only after registering its all clocks
Sylwester Nawrocki
1
-0
/
+2
2014-05-30
clk: exynos5410: register clocks using common clock framework
Tarek Dakhran
1
-0
/
+209