| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2020-09-04 | clk: renesas: rcar-gen2: Rename vsp1-(sy|rt) clocks to vsp(s|r) | Lad Prabhakar | 1 | -1/+1 |
| 2018-09-29 | clk: renesas: Convert to SPDX identifiers | Kuninori Morimoto | 1 | -4/+1 |
| 2018-04-16 | clk: renesas: r8a7745: Fix LB clock divider | Geert Uytterhoeven | 1 | -1/+1 |
| 2018-02-20 | clk: renesas: r8a7745: Add rwdt clock | Fabrizio Castro | 1 | -0/+2 |
| 2017-10-20 | clk: renesas: cpg-mssr: Add du1 clock to R8A7745 | Fabrizio Castro | 1 | -0/+1 |
| 2017-05-15 | clk: renesas: r8a7745: Remove PLL configs for MD19=0 | Geert Uytterhoeven | 1 | -11/+2 |
| 2017-05-15 | clk: renesas: r8a7745: Remove nonexisting scu-src[0789] clocks | Geert Uytterhoeven | 1 | -4/+0 |
| 2016-11-10 | clk: renesas: cpg-mssr: Add R8A7745 support | Sergei Shtylyov | 1 | -0/+259 |
 |
index : starfive-tech/linux.git | |
| StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |