summaryrefslogtreecommitdiff
path: root/drivers/clk/mmp
AgeCommit message (Expand)AuthorFilesLines
2015-06-04clk: mmp: add timer clock for pxa168/mmp2/pxa910Chao Xie3-0/+24
2015-06-04clk: mmp: Fix the wrong factor table for uart PLLChao Xie2-6/+2
2015-06-04clk: mmp: add fixed clock UBS_PLL for pxa910/pxa168Chao Xie2-0/+2
2015-05-15clk: mmp: add PXA1928 clock supportRob Herring2-0/+267
2015-05-15clk: mmp: Silence sparse warningsStephen Boyd2-2/+2
2015-02-03clk: Add rate constraints to clocksTomeu Vizoso1-0/+2
2014-12-11clk: mmp: fix sparse non static symbol warningWei Yongjun1-1/+1
2014-12-04clk: Change clk_ops->determine_rate to return a clk_hw as the best parentTomeu Vizoso1-2/+2
2014-11-13clk: mmp: add mmp2 DT support for clock driverChao Xie2-0/+335
2014-11-13clk: mmp: add pxa910 DT support for clock driverChao Xie2-1/+302
2014-11-13clk: mmp: add pxa168 DT support for clock driverChao Xie2-0/+281
2014-11-13clk: mmp: add reset supportChao Xie3-0/+132
2014-11-13clk: mmp: add basic support functions for DT supportChao Xie3-2/+298
2014-11-13clk: mmp: add mmp private gate clockChao Xie3-1/+155
2014-11-13clk: mmp: add clock type mixChao Xie3-1/+580
2014-11-13clk: mmp: move definiton of mmp_clk_frac to clk.hChao Xie2-18/+22
2014-11-13clk: mmp: add init callback for clk-fracChao Xie1-0/+40
2014-11-13clk: mmp: add spin lock for clk-fracChao Xie5-5/+15
2014-11-13clk: mmp: add prefix "mmp" for structures defined for clk-fracChao Xie5-21/+22
2014-03-27clk: mmp: try to use closer one when do round rateChao Xie1-3/+7
2014-03-27clk: mmp: fix the wrong calculation formulaChao Xie1-5/+5
2014-03-27clk: mmp: fix wrong mask when calculate denominatorChao Xie1-1/+1
2013-08-19clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan3-38/+72
2013-04-11ARM: pxa: remove cpu_is_xxx in gpio driverHaojian Zhuang3-3/+3
2012-08-29clk: mmp: add clock definition for mmp2Chao Xie2-0/+450
2012-08-29clk: mmp: add clock definition for pxa910Chao Xie2-0/+321
2012-08-29clk: mmp: add clock definition for pxa168Chao Xie2-0/+348
2012-08-29clk: mmp: add mmp specific clocksChao Xie5-0/+442