| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2019-05-30 | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152 | Thomas Gleixner | 1 | -5/+1 |
| 2019-04-20 | clk: hi3660: Mark clk_gate_ufs_subsys as critical | Leo Yan | 1 | -1/+5 |
| 2017-11-14 | clk: hi3660: fix incorrect uart3 clock freqency | Zhong Kaihua | 1 | -1/+1 |
| 2017-06-20 | clk: hi3660: Set PPLL2 to 2880M | Zhong Kaihua | 1 | -2/+2 |
| 2017-06-20 | clk: hi3660: add clocks for video encoder, decoder and ISP | Chen Jun | 1 | -0/+40 |
| 2017-06-20 | clk: hi3660: fix wrong parent name of clk_mux_sysbus | Chen Jun | 1 | -2/+4 |
| 2017-06-20 | clk: Hi3660: register fixed_rate_clks with CLK_OF_DECLARE_DRIVER | Leo Yan | 1 | -10/+38 |
| 2017-01-10 | clk: hisilicon: Add clock driver for hi3660 SoC | Zhangfei Gao | 1 | -0/+567 |
 |
index : starfive-tech/linux.git | |
| StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |