index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
clk-versaclock3.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-12-18
clk: versaclock3: Drop ret variable
Biju Das
1
-19
/
+11
2023-12-18
clk: versaclock3: Add missing space between ')' and '{'
Biju Das
1
-22
/
+22
2023-12-18
clk: versaclock3: Use u8 return type for get_parent() callback
Biju Das
1
-3
/
+3
2023-12-18
clk: versaclock3: Avoid unnecessary padding
Biju Das
1
-3
/
+3
2023-12-18
clk: versaclock3: Update vc3_get_div() to avoid divide by zero
Biju Das
1
-1
/
+1
2023-10-31
Merge branches 'clk-renesas', 'clk-kunit', 'clk-regmap' and 'clk-frac-divider...
Stephen Boyd
1
-7
/
+1
2023-10-10
clk: versaclock3: Convert to use maple tree register cache
Mark Brown
1
-1
/
+1
2023-10-10
clk: versaclock3: Remove redundant _is_writeable()
Mark Brown
1
-6
/
+0
2023-09-11
clk: vc3: Make vc3_clk_mux enum values based on vc3_clk enum values
Biju Das
1
-8
/
+8
2023-09-11
clk: vc3: Fix output clock mapping
Biju Das
1
-34
/
+34
2023-09-11
clk: vc3: Fix 64 by 64 division
Biju Das
1
-3
/
+2
2023-08-01
clk: versaclock3: Switch to use i2c_driver's probe callback
Uwe Kleine-König
1
-1
/
+1
2023-07-20
clk: Add support for versa3 clock driver
Biju Das
1
-0
/
+1143