index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
clk-stm32f4.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-04-12
clk: stm32f4: fix timeout management for pll and ready gate
Gabriel Fernandez
1
-14
/
+29
2017-04-12
clk: stm32f4: fix: exclude values 0 and 1 for PLLQ
Gabriel Fernandez
1
-3
/
+10
2017-01-27
clk: stm32f7: Introduce stm32f7 clocks for STM32F746 boards
Gabriel Fernandez
1
-6
/
+271
2017-01-13
clk: stm32f4: avoid uninitialized variable access
Arnd Bergmann
1
-5
/
+7
2017-01-10
Merge branches 'clk-qcom-rpm8974', 'clk-stm32f4', 'clk-ipq4019' and 'clk-fixe...
Stephen Boyd
1
-21
/
+578
2016-12-22
clk: stm32f4: Use CLK_OF_DECLARE_DRIVER initialization method
Gabriel Fernandez
1
-2
/
+2
2016-12-22
clk: stm32f4: SDIO & 48Mhz clock management for STM32F469 board
Gabriel Fernandez
1
-3
/
+46
2016-12-22
clk: stm32f4: Add SAI clocks
Gabriel Fernandez
1
-0
/
+16
2016-12-22
clk: stm32f4: Add I2S clock
Gabriel Fernandez
1
-1
/
+13
2016-12-22
clk: stm32f4: Add lcd-tft clock
Gabriel Fernandez
1
-0
/
+114
2016-12-22
clk: stm32f4: Add post divisor for I2S & SAI PLLs
Gabriel Fernandez
1
-0
/
+55
2016-12-22
clk: stm32f4: Add PLL_I2S & PLL_SAI for STM32F429/469 boards
Gabriel Fernandez
1
-17
/
+334
2016-10-28
clk: stm32f469: Add QSPI clock
Gabriel Fernandez
1
-18
/
+155
2016-10-28
clk: stm32f4: Add RTC clock
Gabriel Fernandez
1
-1
/
+136
2016-10-28
clk: stm32f4: Add LSI & LSE clocks
Gabriel Fernandez
1
-5
/
+126
2016-07-07
clk: stm32f4: fix error handling
Christophe JAILLET
1
-1
/
+1
2016-06-30
clk: stm32f4: Migrate to clk_hw based OF and registration APIs
Stephen Boyd
1
-6
/
+6
2015-08-25
clk: stm32f4: Convert to clk_hw based provider APIs
Stephen Boyd
1
-2
/
+1
2015-08-25
clk: Convert __clk_get_flags() to clk_hw_get_flags()
Stephen Boyd
1
-1
/
+1
2015-07-02
clk: stm32: Fix out-by-one error path in the index lookup
Daniel Thompson
1
-1
/
+1
2015-06-23
clk: stm32: Add clock driver for STM32F4[23]xxx devices
Daniel Thompson
1
-0
/
+380