summaryrefslogtreecommitdiff
path: root/drivers/clk/clk-divider.c
AgeCommit message (Expand)AuthorFilesLines
2016-04-20clk: divider: Add hw based registration APIsStephen Boyd1-8/+83
2016-01-30clk: optimize the divider walk in clk_divider_bestdiv()Masahiro Yamada1-3/+2
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang1-2/+0
2016-01-29clk-divider: make sure read-only dividers do not write to their registerHeiko Stuebner1-1/+10
2015-12-01clk: divider: Cap table divider values to 'width' memberStephen Boyd1-4/+5
2015-09-17clk: divider: handle integer overflow when dividing large clock ratesBrian Norris1-10/+10
2015-08-25clk: Convert basic types to clk_hw based provider APIsStephen Boyd1-3/+3
2015-08-25clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd1-1/+1
2015-07-28clk: basic-type: Silence warnings about lock imbalancesStephen Boyd1-0/+4
2015-07-28clk: allow a clk divider with max divisor when zeroJim Quinlan1-5/+11
2015-05-15clk: basic-types: Remove useless allocation failure printksStephen Boyd1-4/+2
2015-03-10clk: divider: fix calculation of initial best divider when rounding to closestUwe Kleine-König1-6/+7
2015-03-10clk: divider: fix selection of divider when rounding to closestUwe Kleine-König1-1/+5
2015-03-10clk: divider: fix calculation of maximal parent rate for a given dividerUwe Kleine-König1-7/+1
2015-03-06clk: divider: return real rate instead of divider valueHeiko Stübner1-1/+1
2015-01-27clk: divider: Make generic for usage elsewhereStephen Boyd1-84/+128
2015-01-18clk: Add clk_unregister_{divider, gate, mux} to close memory leakKrzysztof Kozlowski1-0/+16
2014-11-17clk-divider: Fix READ_ONLY when divider > 1James Hogan1-9/+9
2014-05-28clk: divider: Fix overflow in clk_divider_bestdivTomasz Figa1-1/+1
2014-05-24Merge branch 'clk-fixes' into clk-nextMike Turquette1-1/+1
2014-05-24clk: divider: Fix table round up functionMaxime COQUELIN1-1/+1
2014-05-24clk: divider: add CLK_DIVIDER_READ_ONLY flagHeiko Stuebner1-1/+9
2014-04-30clk: divider: Optimize clk_divider_bestdiv loopMaxime COQUELIN1-1/+13
2014-04-30clk: divider: Add round to closest dividerMaxime COQUELIN1-2/+67
2014-04-30clk: divider: Fix best div calculation for power-of-two and table dividersMaxime COQUELIN1-1/+36
2014-02-27clk: divider: fix rate calculation for fractional ratesTomi Valkeinen1-5/+5
2014-01-08clk: clk-divider: fix divisor > 255 bugJames Hogan1-1/+1
2013-08-28clk: wrap I/O access for improved portabilityGerhard Sittig1-3/+3
2013-08-16clk: clk-divider: Export clk_register_divider()Fabio Estevam1-0/+2
2013-06-16clk: divider: add CLK_DIVIDER_HIWORD_MASK flagHaojian Zhuang1-2/+13
2013-06-11clk: divider: do not propagate rate change request when unnecessaryShawn Guo1-0/+10
2013-04-03clk: divider: Introduce CLK_DIVIDER_ALLOW_ZERO flagSoren Brinkmann1-2/+3
2013-01-18clk-divider: fix macrosJames Hogan1-3/+3
2012-07-12clk: Add CLK_IS_BASIC flag to identify basic clocksRajendra Nayak1-1/+1
2012-07-12clk: Add support for rate table based dividersRajendra Nayak1-16/+109
2012-07-12clk: Add support for power of two type dividersRajendra Nayak1-19/+47
2012-05-02clk: Use a separate struct for holding init data.Saravana Kannan1-5/+9
2012-04-25clk: pass parent_rate into .set_rateShawn Guo1-2/+3
2012-04-25clk: always pass parent_rate into .round_rateShawn Guo1-9/+3
2012-04-25clk: basic: improve parent_names & return errorsMike Turquette1-15/+19
2012-04-25clk: add "const" for clk_ops of basic clksShawn Guo1-1/+1
2012-04-25clk: remove unnecessary EXPORT_SYMBOL_GPLShawn Guo1-3/+0
2012-03-17clk: basic clock hardware typesMike Turquette1-0/+200