index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
at91
/
sama5d4.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-09
clk: at91: mark ddr clocks as critical
Claudiu Beznea
1
-5
/
+17
2022-03-08
clk: at91: clk-master: remove dead code
Claudiu Beznea
1
-2
/
+1
2021-10-27
clk: at91: clk-master: add notifier for divider
Claudiu Beznea
1
-1
/
+1
2021-02-10
clk: at91: Fix the declaration of the clocks
Tudor Ambarus
1
-1
/
+2
2020-12-19
clk: at91: clk-master: re-factor master clock
Claudiu Beznea
1
-14
/
+26
2020-07-24
clk: at91: clk-programmable: add mux_table option
Claudiu Beznea
1
-1
/
+2
2020-07-24
clk: at91: clk-peripheral: add support for changeable parent rate
Claudiu Beznea
1
-2
/
+2
2020-05-27
clk: at91: allow setting all PMC clock parents via DT
Michał Mirosław
1
-1
/
+3
2020-05-27
clk: at91: allow setting PCKx parent via DT
Michał Mirosław
1
-1
/
+3
2020-05-27
clk: at91: optimize pmc data allocation
Michał Mirosław
1
-1
/
+1
2019-12-16
clk: at91: fix possible deadlock
Alexandre Belloni
1
-1
/
+1
2019-04-26
clk: at91: Mark struct clk_range as const
Stephen Boyd
1
-1
/
+1
2019-04-25
clk: at91: allow configuring peripheral PCR layout
Alexandre Belloni
1
-0
/
+8
2019-02-20
clk: at91: fix masterck name
Alexandre Belloni
1
-1
/
+1
2018-10-17
clk: at91: add sama5d4 pmc driver
Alexandre Belloni
1
-0
/
+264