summaryrefslogtreecommitdiff
path: root/drivers/clk/at91/dt-compat.c
AgeCommit message (Expand)AuthorFilesLines
2023-06-21clk: at91: clk-utmi: add support for parent_hwClaudiu Beznea1-1/+1
2023-06-21clk: at91: clk-system: add support for parent_hwClaudiu Beznea1-2/+2
2023-06-21clk: at91: clk-programmable: add support for parent_hwClaudiu Beznea1-1/+1
2023-06-21clk: at91: clk-peripheral: add support for parent_hwClaudiu Beznea1-1/+2
2023-06-21clk: at91: clk-master: add support for parent_hwClaudiu Beznea1-2/+2
2023-06-21clk: at91: clk-generated: add support for parent_hwClaudiu Beznea1-1/+1
2023-06-21clk: at91: clk-main: add support for parent_data/parent_hwClaudiu Beznea1-3/+3
2023-01-09clk: at91: mark ddr clocks as criticalClaudiu Beznea1-2/+23
2022-08-20clk: at91: dt-compat: Hold reference returned by of_get_parent()Liang He1-24/+84
2022-03-08clk: at91: clk-master: remove dead codeClaudiu Beznea1-2/+1
2021-10-27clk: at91: clk-master: add notifier for dividerClaudiu Beznea1-1/+1
2020-12-19clk: at91: clk-master: re-factor master clockClaudiu Beznea1-3/+12
2020-07-24clk: at91: clk-programmable: add mux_table optionClaudiu Beznea1-5/+6
2020-07-24clk: at91: clk-peripheral: add support for changeable parent rateClaudiu Beznea1-1/+2
2020-07-24clk: at91: clk-generated: add mux_table optionClaudiu Beznea1-2/+3
2020-07-24clk: at91: clk-generated: pass the id of changeable parent at registrationClaudiu Beznea1-3/+5
2019-04-25clk: at91: allow configuring generated PCR layoutAlexandre Belloni1-1/+2
2019-04-25clk: at91: allow configuring peripheral PCR layoutAlexandre Belloni1-0/+9
2018-10-17clk: at91: move DT compatibility code to its own fileAlexandre Belloni1-0/+961