summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/entry_arch.h
AgeCommit message (Expand)AuthorFilesLines
2015-06-07Merge branch 'x86/ras' into x86/core, to fix conflictsIngo Molnar1-0/+3
2015-05-19x86/irq: Define a global vector for VT-d Posted-InterruptsFeng Wu1-0/+2
2015-05-07x86/mce/amd: Introduce deferred error interrupt handlerAravind Gopalakrishnan1-0/+3
2013-06-21x86, trace: Add irq vector tracepointsSeiji Aguchi1-3/+5
2013-04-16KVM: VMX: Register a new IPI for posted interruptYang Zhang1-0/+4
2012-06-28x86/tlb: replace INVALIDATE_TLB_VECTOR by CALL_FUNCTION_VECTORAlex Shi1-9/+0
2011-06-16x86, mce: Replace MCE_SELF_VECTOR by irq_workHidetoshi Seto1-4/+0
2011-02-14x86: Allocate 32 tlb_invalidate_interrupt handler stubsShaohua Li1-1/+4
2010-10-23Merge branches 'softirq-for-linus', 'x86-debug-for-linus', 'x86-numa-for-linu...Linus Torvalds1-15/+4
2010-10-20x86, asm: Fix CFI macro invocations to deal with shortcomings in gasJan Beulich1-15/+4
2010-10-18irq_work: Add generic hardirq context callbacksPeter Zijlstra1-2/+2
2009-10-14x86: UV RTC: Rename generic_interrupt to x86_platform_ipiDimitri Sivanich1-1/+1
2009-09-21perf: Do the big rename: Performance Counters -> Performance EventsIngo Molnar1-1/+1
2009-07-10x86: mce: Rename CONFIG_X86_NEW_MCE to CONFIG_X86_MCEAndi Kleen1-1/+1
2009-06-12Merge branch 'linus' into x86/mce3Ingo Molnar1-1/+1
2009-06-04x86: fix panic with interrupts off (needed for MCE)Andi Kleen1-0/+1
2009-06-04x86, mce: implement bootstrapping for machine check wakeupsAndi Kleen1-0/+4
2009-06-03perf_counter/x86: Remove the IRQ (non-NMI) handling bitsYong Wang1-1/+0
2009-05-28x86, mce: enable MCE_INTEL for 32bit new MCEAndi Kleen1-0/+4
2009-05-28x86, mce: use 64bit machine check code on 32bitAndi Kleen1-1/+1
2009-04-07perf_counter: x86: self-IPI for pending workPeter Zijlstra1-0/+1
2009-03-04x86: UV, SGI RTC: add generic system vectorDimitri Sivanich1-0/+2
2009-01-29x86: replace CONFIG_X86_SMP with CONFIG_SMPIngo Molnar1-1/+1
2009-01-29x86: move mach-default/*.h files to asm/Ingo Molnar1-0/+57