summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2021-07-01riscv: pass the mm_struct to __sbi_tlb_flush_rangeChristoph Hellwig1-9/+6
2021-07-01mm: generalize ZONE_[DMA|DMA32]Kefeng Wang1-4/+1
2021-06-30Merge branch 'akpm' (patches from Andrew)Linus Torvalds1-1/+1
2021-06-29mm: replace CONFIG_NEED_MULTIPLE_NODES with CONFIG_NUMAMike Rapoport1-1/+1
2021-06-28Merge tag 'sched-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds2-2/+1
2021-06-28Merge tag 'perf-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-17/+0
2021-06-28Merge tag 'locking-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2-81/+81
2021-06-19riscv: dts: fu740: fix cache-controller interruptsDavid Abdurachmanov1-1/+1
2021-06-19riscv: Ensure BPF_JIT_REGION_START aligned with PMD sizeJisheng Zhang2-4/+3
2021-06-19riscv: kasan: Fix MODULES_VADDR evaluation due to local variables' nameJisheng Zhang1-4/+4
2021-06-18sched: Introduce task_is_running()Peter Zijlstra1-1/+1
2021-06-18Merge branch 'sched/urgent' into sched/core, to resolve conflictsIngo Molnar10-21/+54
2021-06-15riscv: Add mem kernel parameter supportKefeng Wang1-3/+25
2021-06-13riscv: sifive: fix Kconfig errata warningRandy Dunlap1-0/+1
2021-06-13riscv32: Use medany C model for modulesKhem Raj1-1/+1
2021-06-12riscv: Fix BUILTIN_DTB for sifive and microchip socAlexandre Ghiti2-0/+2
2021-06-12riscv: Simplify xip and !xip kernel address conversion macrosAlexandre Ghiti2-11/+5
2021-06-12riscv: Remove CONFIG_PHYS_RAM_BASE_FIXEDAlexandre Ghiti1-6/+0
2021-06-11riscv: Only initialize swiotlb when necessaryKefeng Wang2-5/+8
2021-06-11riscv: alternative: fix typo in macro nameVitaly Wool1-2/+2
2021-06-11riscv: code patching only works on !XIP_KERNELJisheng Zhang1-9/+9
2021-06-11riscv: xip: support runtime trap patchingVitaly Wool2-5/+23
2021-06-09riscv: fix typo in init.cVitaly Wool1-1/+1
2021-06-09riscv: Cleanup unused functionsGuo Ren1-10/+0
2021-06-09riscv: mm: Use better bitmap_zalloc()Kefeng Wang1-2/+1
2021-06-09riscv: fix build error when CONFIG_SMP is disabledBixuan Cui2-5/+5
2021-06-03Merge branch 'sched/urgent' into sched/core, to pick up fixesIngo Molnar5-14/+18
2021-06-03kprobes: Do not increment probe miss count in the fault handlerNaveen N. Rao1-7/+0
2021-06-02Merge remote-tracking branch 'riscv/riscv-wx-mappings' into fixesPalmer Dabbelt1-2/+6
2021-06-02RISC-V: Fix memblock_free() usages in init_resources()Wende Tan1-2/+2
2021-06-02riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent1-1/+1
2021-06-02riscv: mm: Fix W+X mappings at bootJisheng Zhang1-2/+6
2021-06-01kprobes: Remove kprobe::fault_handlerPeter Zijlstra1-10/+0
2021-05-30riscv: Use global mappings for kernel pagesGuo Ren1-1/+2
2021-05-30riscv: TRANSPARENT_HUGEPAGE: depends on MMURandy Dunlap1-1/+1
2021-05-29riscv: mm: init: Consolidate vars, functionsJisheng Zhang2-18/+20
2021-05-29riscv: Add __init section marker to some functions againJisheng Zhang2-2/+2
2021-05-29riscv: Use -mno-relax when using lld linkerKhem Raj1-0/+9
2021-05-29riscv: kprobes: Remove redundant kprobe_step_ctxJisheng Zhang2-38/+9
2021-05-26kbuild: require all architectures to have arch/$(SRCARCH)/KbuildMasahiro Yamada1-1/+0
2021-05-26locking/atomic: delete !ARCH_ATOMIC remnantsMark Rutland1-1/+0
2021-05-26locking/atomic: riscv: move to ARCH_ATOMICMark Rutland3-81/+82
2021-05-26riscv: Turn has_fpu into a static key if FPU=yJisheng Zhang4-8/+13
2021-05-26riscv: Optimize switch_mm by passing "cpu" to flush_icache_deferred()Jisheng Zhang1-3/+4
2021-05-26riscv: mm: Drop redundant _sdata and _edata declarationKefeng Wang1-7/+1
2021-05-26riscv: Move setup_bootmem into paging_initKefeng Wang3-3/+2
2021-05-26riscv: enable generic PCI resource mappingStanislaw Kardach1-0/+2
2021-05-26riscv: mm: Remove setup_zero_page()Jisheng Zhang1-6/+0
2021-05-26riscv: mremap speedup - enable HAVE_MOVE_PUD and HAVE_MOVE_PMDJisheng Zhang2-0/+13
2021-05-23riscv: kexec: Fix W=1 build warningsJisheng Zhang2-7/+8