index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-16
Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...
Linus Torvalds
15
-14
/
+626
2018-06-12
Merge tag 'mips_4.18' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/l...
Linus Torvalds
1
-3
/
+3
2018-06-11
RISC-V: Add CONFIG_HVC_RISCV_SBI=y to defconfig
Palmer Dabbelt
1
-0
/
+1
2018-06-11
RISC-V: Make our port sparse-clean
Palmer Dabbelt
6
-9
/
+14
2018-06-11
RISC-V: Handle R_RISCV_32 in modules
Andreas Schwab
1
-0
/
+12
2018-06-11
riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't set
Alan Kao
1
-1
/
+1
2018-06-11
riscv: add riscv-specific predefines to CHECKFLAGS
Luc Van Oostenryck
1
-0
/
+3
2018-06-09
riscv: split the declaration of __copy_user
Luc Van Oostenryck
3
-6
/
+11
2018-06-08
Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...
Linus Torvalds
1
-1
/
+0
2018-06-08
mm: introduce ARCH_HAS_PTE_SPECIAL
Laurent Dufour
2
-3
/
+1
2018-06-07
riscv: no __user for probe_kernel_address()
Luc Van Oostenryck
1
-1
/
+1
2018-06-07
riscv: use NULL instead of a plain 0
Luc Van Oostenryck
2
-2
/
+2
2018-06-05
Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...
Linus Torvalds
1
-14
/
+2
2018-06-05
RISC-V: Preliminary Perf Support
Palmer Dabbelt
5
-0
/
+586
2018-06-05
perf: riscv: preliminary RISC-V support
Alan Kao
5
-0
/
+586
2018-06-04
riscv: Fix the bug in memory access fixup code
Alan Kao
1
-4
/
+9
2018-05-19
riscv: add swiotlb support
Christoph Hellwig
3
-0
/
+18
2018-05-19
riscv: only enable ZONE_DMA32 for 64-bit
Christoph Hellwig
1
-1
/
+1
2018-05-19
riscv: simplify Kconfig magic for 32-bit vs 64-bit kernels
Christoph Hellwig
1
-25
/
+6
2018-05-17
drivers: base: cacheinfo: setup DT cache properties early
Jeremy Linton
1
-1
/
+0
2018-05-09
arch: define the ARCH_DMA_ADDR_T_64BIT config symbol in lib/Kconfig
Christoph Hellwig
1
-3
/
+0
2018-05-09
arch: remove the ARCH_PHYS_ADDR_T_64BIT config symbol
Christoph Hellwig
1
-4
/
+2
2018-05-08
dma-debug: remove CONFIG_HAVE_DMA_API_DEBUG
Christoph Hellwig
1
-1
/
+0
2018-05-07
PCI: remove PCI_DMA_BUS_IS_PHYS
Christoph Hellwig
1
-3
/
+0
2018-04-25
signal/riscv: Replace do_trap_siginfo with force_sig_fault
Eric W. Biederman
1
-8
/
+2
2018-04-25
signal/riscv: Use force_sig_fault where appropriate
Eric W. Biederman
1
-8
/
+1
2018-04-25
signal: Ensure every siginfo we send has all bits initialized
Eric W. Biederman
1
-0
/
+1
2018-04-24
RISC-V: build vdso-dummy.o with -no-pie
Aurelien Jarno
1
-1
/
+1
2018-04-24
riscv: there is no <asm/handle_irq.h>
Christoph Hellwig
1
-1
/
+0
2018-04-24
riscv: select DMA_DIRECT_OPS instead of redefining it
Christoph Hellwig
1
-3
/
+1
2018-04-23
lib: Rename compiler intrinsic selects to GENERIC_LIB_*
Matt Redfearn
1
-3
/
+3
2018-04-05
Merge tag 'riscv-for-linus-4.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
19
-255
/
+1598
2018-04-05
Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...
Linus Torvalds
4
-17
/
+5
2018-04-03
RISC-V: Rename CONFIG_CMDLINE_OVERRIDE to CONFIG_CMDLINE_FORCE
Palmer Dabbelt
1
-2
/
+2
2018-04-03
RISC-V: Fixes to module loading
Palmer Dabbelt
9
-6
/
+470
2018-04-03
RISC-V: Assorted memory model fixes
Palmer Dabbelt
5
-234
/
+630
2018-04-03
RISC-V: Add definition of relocation types
Zong Li
1
-0
/
+7
2018-04-03
RISC-V: Enable module support in defconfig
Zong Li
1
-0
/
+2
2018-04-03
RISC-V: Support SUB32 relocation type in kernel module
Zong Li
1
-0
/
+8
2018-04-03
RISC-V: Support ADD32 relocation type in kernel module
Zong Li
1
-0
/
+8
2018-04-03
RISC-V: Support ALIGN relocation type in kernel module
Zong Li
1
-0
/
+10
2018-04-03
RISC-V: Support RVC_BRANCH/JUMP relocation type in kernel modulewq
Zong Li
1
-0
/
+35
2018-04-03
RISC-V: Support HI20/LO12_I/LO12_S relocation type in kernel module
Zong Li
1
-0
/
+42
2018-04-03
RISC-V: Support CALL relocation type in kernel module
Zong Li
1
-0
/
+22
2018-04-03
RISC-V: Support GOT_HI20/CALL_PLT relocation type in kernel module
Zong Li
1
-10
/
+52
2018-04-03
RISC-V: Add section of GOT.PLT for kernel module
Zong Li
3
-17
/
+45
2018-04-03
RISC-V: Add sections of PLT and GOT for kernel module
Zong Li
6
-0
/
+260
2018-04-03
riscv/atomic: Strengthen implementations with fences
Andrea Parri
2
-220
/
+588
2018-04-03
riscv/spinlock: Strengthen implementations with fences
Andrea Parri
2
-14
/
+27
2018-04-03
riscv/barrier: Define __smp_{store_release,load_acquire}
Andrea Parri
1
-0
/
+15
[next]