index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
cpufeature.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-10
riscv: don't probe unaligned access speed if already done
Jisheng Zhang
1
-0
/
+4
2023-09-08
Merge patch series "RISC-V: Probe for misaligned access speed"
Palmer Dabbelt
1
-0
/
+104
2023-09-01
RISC-V: Probe for unaligned access speed
Evan Green
1
-0
/
+104
2023-09-01
Merge tag 'riscv-for-linus-6.6-mw1' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-181
/
+340
2023-08-31
Merge tag 'devicetree-header-cleanups-for-6.6' of git://git.kernel.org/pub/sc...
Linus Torvalds
1
-1
/
+0
2023-08-28
riscv: Explicitly include correct DT includes
Rob Herring
1
-1
/
+0
2023-07-26
RISC-V: provide Kconfig & commandline options to control parsing "riscv,isa"
Conor Dooley
1
-1
/
+13
2023-07-26
RISC-V: enable extension detection from dedicated properties
Conor Dooley
1
-4
/
+74
2023-07-26
RISC-V: split riscv_fill_hwcap() in 3
Conor Dooley
1
-168
/
+177
2023-07-26
RISC-V: add single letter extensions to riscv_isa_ext
Conor Dooley
1
-0
/
+13
2023-07-26
RISC-V: repurpose riscv_isa_ext array in riscv_fill_hwcap()
Conor Dooley
1
-21
/
+9
2023-07-26
RISC-V: shunt isa_ext_arr to cpufeature.c
Conor Dooley
1
-0
/
+67
2023-07-12
RISC-V: Don't include Zicsr or Zifencei in I from ACPI
Palmer Dabbelt
1
-7
/
+2
2023-06-23
Merge patch series "ISA string parser cleanups"
Palmer Dabbelt
1
-23
/
+85
2023-06-21
RISC-V: always report presence of extensions formerly part of the base ISA
Conor Dooley
1
-0
/
+17
2023-06-21
RISC-V: remove decrement/increment dance in ISA string parser
Conor Dooley
1
-8
/
+6
2023-06-21
RISC-V: rework comments in ISA string parser
Conor Dooley
1
-11
/
+59
2023-06-21
RISC-V: validate riscv,isa at boot, not during ISA string parsing
Conor Dooley
1
-6
/
+6
2023-06-21
RISC-V: simplify register width check in ISA string parsing
Conor Dooley
1
-8
/
+7
2023-06-20
Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"
Palmer Dabbelt
1
-6
/
+10
2023-06-19
RISC-V: Track ISA extensions per hart
Evan Green
1
-6
/
+12
2023-06-19
RISC-V: Add Zba, Zbs extension probing
Evan Green
1
-0
/
+2
2023-06-14
riscv: say disabling zicbom if no or bad riscv,cbom-block-size found
Ben Dooks
1
-2
/
+2
2023-06-08
Merge patch series "riscv: Add vector ISA support"
Palmer Dabbelt
1
-0
/
+25
2023-06-08
riscv: Add prctl controls for userspace vector management
Andy Chiu
1
-1
/
+8
2023-06-08
riscv: hwcap: change ELF_HWCAP to a function
Andy Chiu
1
-0
/
+5
2023-06-08
riscv: Introduce riscv_v_vsize to record size of Vector context
Greentime Hu
1
-0
/
+2
2023-06-08
riscv: Extending cpufeature.c to detect V-extension
Guo Ren
1
-0
/
+11
2023-06-07
Merge patch series "riscv: allow case-insensitive ISA string parsing"
Palmer Dabbelt
1
-18
/
+17
2023-06-07
riscv: allow case-insensitive ISA string parsing
Yangyu Chen
1
-18
/
+17
2023-06-01
RISC-V: cpufeature: Add ACPI support in riscv_fill_hwcap()
Sunil V L
1
-10
/
+31
2023-06-01
RISC-V: only iterate over possible CPUs in ISA string parser
Sunil V L
1
-5
/
+10
2023-05-05
Merge tag 'riscv-for-linus-6.4-mw2' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-0
/
+1
2023-05-05
Merge tag 'kvm-riscv-6.4-1' of https://github.com/kvm-riscv/linux into HEAD
Paolo Bonzini
1
-0
/
+2
2023-05-02
RISC-V: include cpufeature.h in cpufeature.c
Conor Dooley
1
-0
/
+1
2023-04-21
RISC-V: Detect AIA CSRs from ISA string
Anup Patel
1
-0
/
+2
2023-04-19
Merge patch series "RISC-V Hardware Probing User Interface"
Palmer Dabbelt
1
-0
/
+3
2023-04-19
RISC-V: hwprobe: Support probing of misaligned access performance
Evan Green
1
-0
/
+3
2023-03-15
Merge patch series "RISC-V: Apply Zicboz to clear_page"
Palmer Dabbelt
1
-4
/
+54
2023-03-15
RISC-V: Use Zicboz in clear_page when available
Andrew Jones
1
-0
/
+11
2023-03-15
RISC-V: cpufeatures: Put the upper 16 bits of patch ID to work
Andrew Jones
1
-4
/
+33
2023-03-15
RISC-V: Add Zicboz detection and block size parsing
Andrew Jones
1
-0
/
+10
2023-03-15
Merge patch series "riscv: alternative/cpufeature related cleanups"
Palmer Dabbelt
1
-8
/
+3
2023-03-15
riscv: cpufeature: Drop errata_list.h and other unused includes
Andrew Jones
1
-5
/
+0
2023-03-15
riscv: alternatives: Rename errata_id to patch_id
Andrew Jones
1
-3
/
+3
2023-03-10
Merge patch series "riscv, mm: detect svnapot cpu support at runtime"
Palmer Dabbelt
1
-0
/
+1
2023-03-08
riscv: mm: modify pte format for Svnapot
Qinglin Pan
1
-0
/
+1
2023-02-22
RISC-V: take text_mutex during alternative patching
Conor Dooley
1
-0
/
+4
2023-02-02
Merge patch series "riscv: improve boot time isa extensions handling"
Palmer Dabbelt
1
-83
/
+13
2023-02-01
riscv: remove riscv_isa_ext_keys[] array and related usage
Jisheng Zhang
1
-9
/
+0
[next]