summaryrefslogtreecommitdiff
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2021-10-31RISC-V: KVM: Fix GPA passed to __kvm_riscv_hfence_gvma_xyz() functionsAnup Patel1-2/+3
2021-10-31RISC-V: KVM: Factor-out FP virtualization into separate sourcesAnup Patel2-4/+60
2021-10-04RISC-V: KVM: Add SBI v0.1 supportAtish Patra1-0/+10
2021-10-04RISC-V: KVM: Implement ONE REG interface for FP registersAtish Patra1-0/+10
2021-10-04RISC-V: KVM: FP lazy save/restoreAtish Patra1-0/+5
2021-10-04RISC-V: KVM: Add timer functionalityAtish Patra3-0/+68
2021-10-04RISC-V: KVM: Implement MMU notifiersAnup Patel1-0/+2
2021-10-04RISC-V: KVM: Implement stage2 page table programmingAnup Patel1-0/+12
2021-10-04RISC-V: KVM: Implement VMID allocatorAnup Patel1-0/+24
2021-10-04RISC-V: KVM: Handle MMIO exits for VCPUAnup Patel1-0/+22
2021-10-04RISC-V: KVM: Implement VCPU world-switchAnup Patel1-1/+9
2021-10-04RISC-V: KVM: Implement KVM_GET_ONE_REG/KVM_SET_ONE_REG ioctlsAnup Patel1-1/+52
2021-10-04RISC-V: KVM: Implement VCPU interrupts and requests handlingAnup Patel2-0/+26
2021-10-04RISC-V: KVM: Implement VCPU create, init and destroy functionsAnup Patel1-0/+69
2021-10-04RISC-V: Add initial skeletal KVM supportAnup Patel3-0/+138
2021-10-04RISC-V: Add hypervisor extension related CSR definesAnup Patel1-0/+87
2021-09-11riscv: Improve stack randomisation on RV64Kefeng Wang1-0/+3
2021-09-05Merge tag 'riscv-for-linus-5.15-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds3-28/+24
2021-09-01Merge tag 'drm-next-2021-08-31-1' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-4/+1
2021-08-26RISC-V: Fix VDSO build for !MMUPalmer Dabbelt1-0/+9
2021-08-25riscv: explicitly use symbol offsets for VDSOSaleem Abdulrasool1-12/+2
2021-08-14riscv: fix the global name pfn_base confliction errorKenneth Lee1-2/+2
2021-08-12riscv: Introduce va_kernel_pa_offset for 32-bit kernelAlexandre Ghiti1-13/+2
2021-08-12riscv: Optimize kernel virtual address conversion macroAlexandre Ghiti1-1/+1
2021-08-07riscv: Get rid of CONFIG_PHYS_RAM_BASE in kernel physical address conversionAlexandre Ghiti1-3/+4
2021-08-04riscv: Implement thread_struct whitelist for hardened usercopyTong Tiangen1-0/+8
2021-07-26Backmerge tag 'v5.14-rc3' into drm-nextDave Airlie1-2/+2
2021-07-23Merge tag 'drm-misc-next-2021-07-22' of git://anongit.freedesktop.org/drm/drm...Dave Airlie1-4/+1
2021-07-22RISC-V: load initrd wherever it fits into memoryHeinrich Schuchardt1-2/+2
2021-07-21drivers/firmware: consolidate EFI framebuffer setup for all archesJavier Martinez Canillas1-4/+1
2021-07-09Merge tag 'riscv-for-linus-5.14-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds16-81/+374
2021-07-08mm: rename pud_page_vaddr to pud_pgtable and make it return pmd_t *Aneesh Kumar K.V1-2/+2
2021-07-08arch, mm: wire up memfd_secret system call where relevantMike Rapoport1-0/+1
2021-07-06riscv: add VMAP_STACK overflow detectionTong Tiangen2-0/+18
2021-07-06riscv: ptrace: add argn syntaxJeff Xie1-0/+31
2021-07-06riscv: mm: fix build errors caused by mk_pmd()Nanyong Sun2-5/+2
2021-07-06riscv: Introduce structure that group all variables regarding kernel mappingAlexandre Ghiti1-24/+30
2021-07-02Merge branch 'akpm' (patches from Andrew)Linus Torvalds2-4/+0
2021-07-01mm/thp: define default pmd_pgtable()Anshuman Khandual1-2/+0
2021-07-01mm: define default value for FIRST_USER_ADDRESSAnshuman Khandual1-2/+0
2021-07-01Merge branch 'riscv-wx-mappings' into for-nextPalmer Dabbelt4-20/+50
2021-07-01riscv: Map the kernel with correct permissions the first timeAlexandre Ghiti3-9/+29
2021-07-01riscv: Introduce set_kernel_memory helperAlexandre Ghiti1-0/+16
2021-07-01riscv: Enable KFENCE for riscv64Liu Shixin1-0/+63
2021-07-01RISC-V: Use asm-generic for {in,out}{bwlq}Palmer Dabbelt1-13/+0
2021-07-01riscv: add ASID-based tlbflushing methodsGuo Ren1-0/+2
2021-06-28Merge tag 'locking-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2-81/+81
2021-06-19riscv: Ensure BPF_JIT_REGION_START aligned with PMD sizeJisheng Zhang1-3/+2
2021-06-12riscv: Simplify xip and !xip kernel address conversion macrosAlexandre Ghiti2-11/+5
2021-06-11riscv: alternative: fix typo in macro nameVitaly Wool1-2/+2