index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
Age
Commit message (
Expand
)
Author
Files
Lines
2020-01-05
riscv: prefix IRQ_ macro names with an RV_ namespace
Paul Walmsley
1
-9
/
+9
2019-12-20
riscv: define vmemmap before pfn_to_page calls
David Abdurachmanov
1
-17
/
+21
2019-12-04
Merge tag 'pci-v5.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...
Linus Torvalds
1
-1
/
+0
2019-11-28
Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremap
Linus Torvalds
2
-14
/
+7
2019-11-26
asm-generic: Make msi.h a mandatory include/asm header
Michal Simek
1
-1
/
+0
2019-11-23
Merge branch 'next/nommu' into for-next
Paul Walmsley
20
-226
/
+417
2019-11-23
Merge branch 'next/misc' into for-next
Paul Walmsley
15
-33
/
+40
2019-11-18
riscv: add nommu support
Christoph Hellwig
12
-49
/
+102
2019-11-18
riscv: clear the instruction cache and all registers when booting
Christoph Hellwig
1
-0
/
+1
2019-11-18
riscv: read the hart ID from mhartid on boot
Damien Le Moal
1
-0
/
+1
2019-11-18
riscv: provide native clint access for M-mode
Christoph Hellwig
2
-0
/
+41
2019-11-14
riscv: add support for MMIO access to the timer registers
Christoph Hellwig
2
-3
/
+19
2019-11-14
riscv: implement remote sfence.i using IPIs
Christoph Hellwig
1
-0
/
+3
2019-11-14
riscv: poison SBI calls for M-mode
Christoph Hellwig
1
-2
/
+3
2019-11-12
riscv: clean up the macro format in each header file
Zong Li
15
-33
/
+40
2019-11-11
riscv: use the generic ioremap code
Christoph Hellwig
2
-3
/
+6
2019-11-11
arch: rely on asm-generic/io.h for default ioremap_* definitions
Christoph Hellwig
1
-10
/
+0
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
5
-30
/
+82
2019-11-05
riscv: separate MMIO functions into their own header file
Paul Walmsley
2
-144
/
+167
2019-10-29
riscv: add support for SECCOMP and SECCOMP_FILTER
David Abdurachmanov
2
-1
/
+14
2019-10-28
RISC-V: Add PCIe I/O BAR memory mapping
Yash Shah
2
-1
/
+13
2019-10-28
riscv: add missing header file includes
Paul Walmsley
2
-0
/
+4
2019-10-24
riscv: cleanup <asm/bug.h>
Christoph Hellwig
1
-13
/
+3
2019-10-24
riscv: Fix implicit declaration of 'page_to_section'
Kefeng Wang
1
-4
/
+1
2019-10-24
riscv: fix fs/proc/kcore.c compilation with sparsemem enabled
David Abdurachmanov
1
-2
/
+0
2019-10-16
RISC-V: fix virtual address overlapped in FIXADDR_START and VMEMMAP_START
Greentime Hu
1
-8
/
+8
2019-10-14
riscv: tlbflush: remove confusing comment on local_flush_tlb_all()
Paul Walmsley
1
-4
/
+0
2019-10-01
RISC-V: Clear load reservations while restoring hart contexts
Palmer Dabbelt
1
-0
/
+1
2019-09-27
Merge tag 'riscv/for-v5.4-rc1-b' of git://git.kernel.org/pub/scm/linux/kernel...
Linus Torvalds
1
-12
/
+12
2019-09-26
mm: treewide: clarify pgtable_page_{ctor,dtor}() naming
Mark Rutland
1
-1
/
+1
2019-09-25
mm: consolidate pgtable_cache_init() and pgd_cache_init()
Mike Rapoport
1
-5
/
+0
2019-09-25
mm: remove quicklist page table caches
Nicholas Piggin
1
-4
/
+0
2019-09-19
RISC-V: Fix building error when CONFIG_SPARSEMEM_MANUAL=y
Greentime Hu
1
-12
/
+12
2019-09-17
Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
7
-60
/
+96
2019-09-14
riscv: modify the Image header to improve compatibility with the ARM64 header
Paul Walmsley
1
-6
/
+6
2019-09-05
riscv: move the TLB flush logic out of line
Christoph Hellwig
1
-30
/
+7
2019-09-05
riscv: don't use the rdtime(h) pseudo-instructions
Christoph Hellwig
1
-23
/
+21
2019-09-05
riscv: cleanup riscv_cpuid_to_hartid_mask
Christoph Hellwig
2
-7
/
+0
2019-09-05
riscv: Add support for perf registers sampling
Mao Han
1
-0
/
+42
2019-08-30
RISC-V: Implement sparsemem
Logan Gunthorpe
3
-0
/
+26
2019-08-29
RISC-V: Fix FIXMAP area corruption on RV32 systems
Anup Patel
2
-6
/
+10
2019-08-14
riscv: Make __fstate_clean() work correctly.
Vincent Chen
1
-1
/
+1
2019-08-14
riscv: Correct the initialized flow of FP register
Vincent Chen
1
-0
/
+6
2019-08-14
riscv: fix flush_tlb_range() end address for flush_tlb_page()
Paul Walmsley
1
-2
/
+9
2019-07-28
Merge tag 'spdx-5.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...
Linus Torvalds
7
-7
/
+7
2019-07-25
treewide: add "WITH Linux-syscall-note" to SPDX tag of uapi headers
Masahiro Yamada
7
-7
/
+7
2019-07-22
riscv: include generic support for MSI irqdomains
Wesley Terpstra
1
-0
/
+1
2019-07-19
riscv: enable sys_clone3 syscall for rv64
Paul Walmsley
1
-0
/
+1
2019-07-18
Merge tag 'riscv/for-v5.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
7
-10
/
+176
2019-07-18
riscv: fix build break after macro-to-function conversion in generic cacheflu...
Paul Walmsley
1
-4
/
+59
[next]