index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
/
asm
/
processor.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-10-15
sched: Add wrapper for get_wchan() to keep task blocked
Kees Cook
1
-1
/
+1
2021-08-04
riscv: Implement thread_struct whitelist for hardened usercopy
Tong Tiangen
1
-0
/
+8
2021-03-10
riscv: process: Fix no prototype for arch_dup_task_struct
Nanyong Sun
1
-0
/
+1
2021-01-15
riscv: Add uprobes supported
Guo Ren
1
-0
/
+1
2020-06-11
riscv: use vDSO common flow to reduce the latency of the time-related functions
Vincent Chen
1
-10
/
+2
2020-06-10
RISC-V: Rename and move plic_find_hart_id() to arch directory
Anup Patel
1
-0
/
+1
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
1
-1
/
+1
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
1
-9
/
+1
2019-01-25
riscv: Adjust mmap base address at a third of task size
Alexandre Ghiti
1
-1
/
+1
2018-10-31
treewide: remove current_text_addr
Nick Desaulniers
1
-6
/
+0
2018-10-23
RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartid
Palmer Dabbelt
1
-1
/
+1
2017-09-27
RISC-V: Task implementation
Palmer Dabbelt
1
-0
/
+97