summaryrefslogtreecommitdiff
path: root/arch/powerpc/kernel/head_8xx.S
AgeCommit message (Expand)AuthorFilesLines
2019-01-11powerpc/8xx: fix setting of pagetable for Abatron BDI debug tool.Christophe Leroy1-1/+2
2018-12-19powerpc/8xx: add exception frame markerChristophe Leroy1-0/+3
2018-12-04powerpc/8xx: regroup TLB handler routinesChristophe Leroy1-58/+54
2018-12-04powerpc/8xx: don't use r12/SPRN_SPRG_SCRATCH2 in TLB Miss handlersChristophe Leroy1-61/+49
2018-12-04powerpc/8xx: Use hardware assistance in TLB handlersChristophe Leroy1-34/+24
2018-12-04powerpc/8xx: Temporarily disable 16k pages and hugepagesChristophe Leroy1-69/+5
2018-12-04powerpc/8xx: Move SW perf counters in first 32kb of memoryChristophe Leroy1-30/+28
2018-10-26powerpc/8xx: Use patch_site for perf counters setupChristophe Leroy1-14/+19
2018-10-26powerpc/8xx: Use patch_site for memory setup patchingChristophe Leroy1-8/+11
2018-10-26Revert "powerpc/8xx: Use L1 entry APG to handle _PAGE_ACCESSED for CONFIG_SWAP"Christophe Leroy1-18/+27
2018-10-14powerpc/8xx: change name of a few page flags to avoid confusionChristophe Leroy1-3/+3
2018-07-30powerpc: remove superflous inclusions of asm/fixmap.hChristophe Leroy1-1/+0
2018-07-19powerpc/8xx: fix handling of early NULL pointer dereferenceChristophe Leroy1-3/+4
2018-05-24powerpc/8xx: fix invalid register expression in head_8xx.SChristophe Leroy1-1/+1
2018-01-16powerpc/8xx: Use L1 entry APG to handle _PAGE_ACCESSED for CONFIG_SWAPChristophe Leroy1-27/+18
2018-01-16powerpc/8xx: Remove _PAGE_USER and handle user access at PMD levelChristophe Leroy1-36/+10
2018-01-16powerpc/mm: extend _PAGE_PRIVILEGED to all CPUsChristophe Leroy1-3/+3
2018-01-16powerpc/8xx: remove unused _PAGE_WRITETHRUChristophe Leroy1-5/+0
2018-01-16powerpc/8xx: Only perform perf counting when perf is in use.Christophe Leroy1-15/+32
2018-01-16powerpc/8xx: remove EXCEPTION_PROLOG/EPILOG_0 and change r3 to r12Christophe Leroy1-38/+40
2018-01-16powerpc/8xx: Remove CPU6 ERRATA WorkaroundChristophe Leroy1-42/+12
2017-08-15powerpc/8xx: Reduce DTLB miss handler by one insnChristophe Leroy1-7/+7
2017-08-15powerpc/8xx: Make pinning of ITLBs optionalChristophe Leroy1-12/+45
2017-08-15powerpc/8xx: Remove macro that checks kernel addressChristophe Leroy1-13/+16
2017-08-10powerpc/8xx: Remove cpu dependent macro instructions from head_8xxChristophe Leroy1-4/+1
2017-08-10powerpc/8xx: Use symbolic names for DSISR bits in DSIChristophe Leroy1-1/+1
2017-08-10powerpc/8xx: Remove SoftwareEmulation()Christophe Leroy1-1/+1
2017-08-03powerpc/mm: Use symbolic constants for filtering SRR1 bits on ISIsBenjamin Herrenschmidt1-2/+2
2017-08-02powerpc/mm: Pre-filter SRR1 bits before do_page_fault()Benjamin Herrenschmidt1-2/+2
2017-01-27powerpc/8xx: Perf events on PPC 8xxChristophe Leroy1-1/+45
2017-01-25powerpc/8xx: Implement hw_breakpointChristophe Leroy1-1/+27
2016-12-10powerpc/8xx: Implement support of hugepagesChristophe Leroy1-6/+113
2016-10-15Merge branch 'kbuild' of git://git.kernel.org/pub/scm/linux/kernel/git/mmarek...Linus Torvalds1-0/+2
2016-09-25powerpc/8xx: make user addr DTLB miss the short pathChristophe Leroy1-30/+23
2016-09-25powerpc/8xx: Move additional DTLBMiss handlers out of exception areaChristophe Leroy1-42/+42
2016-09-25powerpc/8xx: use r3 to scratch CR in ITLBmissChristophe Leroy1-12/+9
2016-09-25powerpc/8xx: add system_reset_exceptionChristophe Leroy1-1/+1
2016-09-23powerpc/32: Remove CLR_TOP32Christophe Leroy1-1/+0
2016-08-08ppc: move exports to definitionsAl Viro1-0/+2
2016-07-09powerpc/8xx: add CONFIG_PIN_TLB_IMMRChristophe Leroy1-4/+6
2016-07-09powerpc/8xx: Rework CONFIG_PIN_TLB handlingChristophe Leroy1-40/+4
2016-07-09powerpc/8xx: Don't use page table for linear memory spaceChristophe Leroy1-34/+37
2016-07-09powerpc/8xx: unpin all TLBs before flushingChristophe Leroy1-8/+10
2016-07-09powerpc/8xx: Map IMMR area with 512k page at a fixed addressChristophe Leroy1-0/+29
2016-07-09powerpc/8xx: Fix vaddr for IMMR early remapChristophe Leroy1-5/+6
2016-03-12powerpc/8xx: rewrite set_context() in CChristophe Leroy1-44/+0
2016-03-12powerpc/8xx: remove special handling of CPU6 errata in set_dec()Christophe Leroy1-18/+0
2016-03-12powerpc/8xx: Map linear kernel RAM with 8M pagesChristophe Leroy1-2/+33
2016-03-12powerpc/8xx: Save r3 all the time in DTLB miss handlerChristophe Leroy1-9/+4
2016-03-09powerpc/8xx: CONFIG_DEBUG_PAGEALLOC requires ITLBmiss for kernel addressesChristophe Leroy1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-11 11:24:28 +0300