Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2014-03-31 | MIPS: Fix gigaton of warning building with microMIPS. | Ralf Baechle | 1 | -2/+2 |
2014-03-27 | MIPS: asm: r4kcache: Add EVA cache flushing functions | Leonid Yegoshin | 1 | -1/+151 |
2014-03-27 | MIPS: asm: r4kcache: Add protected cache operation for EVA | Leonid Yegoshin | 1 | -0/+18 |
2014-03-27 | MIPS: asm: r4kcache: Build flushing code for instruction cache | Leonid Yegoshin | 1 | -0/+1 |
2014-01-15 | MIPS: fix blast_icache32 on loongson2 | Aaro Koskinen | 1 | -21/+22 |
2014-01-15 | MIPS: fix case mismatch in local_r4k_flush_icache_range() | Huacai Chen | 1 | -4/+4 |
2013-10-30 | MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips. | Ralf Baechle | 1 | -11/+30 |
2013-02-01 | MIPS: Whitespace cleanup. | Ralf Baechle | 1 | -6/+6 |
2011-04-06 | update David Miller's old email address | Justin P. Mattock | 1 | -1/+1 |
2009-06-17 | MIPS: Support 64-byte D-cache line size | Kevin Cernekee | 1 | -0/+1 |
2008-10-11 | MIPS: Move headfiles to new location below arch/mips/include | Ralf Baechle | 1 | -0/+443 |