index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
include
/
asm
/
hazards.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-05-28
MIPS: hazards.h: Fix typo
Andrea Gelmini
1
-4
/
+4
2016-05-13
MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENT
Huacai Chen
1
-3
/
+4
2015-06-21
MIPS: hazards: Add hazard macros for tlb read
James Hogan
1
-0
/
+52
2015-02-17
MIPS: asm: hazards: Add MIPSR6 definitions
Markos Chandras
1
-4
/
+5
2013-04-11
MIPS: Get rid of the use of .macro in C code.
Ralf Baechle
1
-128
/
+243
2013-02-21
Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...
Ralf Baechle
1
-1
/
+1
2013-02-17
MIPS: Netlogic: No hazards needed for XLR/XLS
Jayachandran C
1
-1
/
+1
2013-02-01
MIPS: Whitespace cleanup.
Ralf Baechle
1
-3
/
+3
2012-12-13
MIPS: PMC-Sierra Yosemite: Remove support.
Ralf Baechle
1
-25
/
+0
2011-12-08
MIPS: BMIPS: Add CFLAGS, Makefile entries for BMIPS
Kevin Cernekee
1
-1
/
+2
2011-12-08
MIPS: Clean up whitespace warning in hazards.h
Kevin Cernekee
1
-2
/
+2
2010-08-05
MIPS: Alchemy: remove SOC_AU1X00 in favor of MIPS_ALCHEMY
Manuel Lauss
1
-2
/
+2
2009-05-14
MIPS: Loongson 2 needs no hazard barriers.
Zhang Le
1
-2
/
+3
2009-03-30
MIPS: Alchemy: MIPS hazard workarounds are not required.
Manuel Lauss
1
-2
/
+2
2009-03-11
MIPS: NEC VR5500 processor support fixup
Shinya Kuribayashi
1
-1
/
+2
2009-01-11
MIPS: For Cavium OCTEON handle hazards as per the R10000 handling.
David Daney
1
-2
/
+2
2008-10-11
MIPS: Move headfiles to new location below arch/mips/include
Ralf Baechle
1
-0
/
+271