summaryrefslogtreecommitdiff
path: root/arch/arm64
AgeCommit message (Expand)AuthorFilesLines
2016-09-12arm64/kvm: use alternative auto-nopMark Rutland2-12/+4
2016-09-12arm64: use alternative auto-nopMark Rutland3-24/+8
2016-09-12arm64: alternative: add auto-nop infrastructureMark Rutland1-17/+53
2016-09-09arm64: lse: convert lse alternatives NOP padding to use __nopsWill Deacon3-56/+39
2016-09-09arm64: barriers: introduce nops and __nops macros for NOP sequencesWill Deacon2-0/+12
2016-09-09arm64: sysreg: replace open-coded mrs_s/msr_s with {read,write}_sysreg_sWill Deacon2-5/+16
2016-09-09arm64: Remove shadowed asm-generic headersRobin Murphy1-4/+0
2016-09-09arm64: Work around systems with mismatched cache line sizesSuzuki K Poulose7-3/+71
2016-09-09arm64: Refactor sysinstr exception handlingSuzuki K Poulose2-35/+114
2016-09-09arm64: Introduce raw_{d,i}cache_line_sizeSuzuki K Poulose3-6/+22
2016-09-09arm64: alternative: Add support for patching adrp instructionsSuzuki K Poulose1-0/+15
2016-09-09arm64: insn: Add helpers for adrp offsetsSuzuki K Poulose2-1/+23
2016-09-09arm64: alternative: Disallow patching instructions using literalsSuzuki K Poulose1-0/+6
2016-09-09arm64: Rearrange CPU errata workaround checksSuzuki K Poulose4-15/+29
2016-09-09arm64: Use consistent naming for errata handlingSuzuki K Poulose4-6/+6
2016-09-09arm64: Set the safe value for L1 icache policySuzuki K Poulose2-3/+4
2016-09-09arm64/numa: remove the limitation that cpu0 must bind to node0Zhen Lei2-6/+11
2016-09-09arm64/numa: remove some useless codeZhen Lei1-4/+0
2016-09-09arm64/numa: support HAVE_SETUP_PER_CPU_AREAZhen Lei2-0/+60
2016-09-09arm64: numa: Use pr_fmt()Kefeng Wang1-19/+18
2016-09-09arm64/numa: avoid inconsistent information to be printedZhen Lei2-4/+6
2016-09-09arm64: perf: move to common attr_group fieldsMark Rutland1-12/+24
2016-09-09arm64: simplify contextidr_thread_switchMark Rutland1-6/+3
2016-09-09arm64: simplify sysreg manipulationMark Rutland9-52/+44
2016-09-09arm64/kvm: use {read,write}_sysreg()Mark Rutland3-28/+15
2016-09-09arm64: dcc: simplify accessorsMark Rutland1-10/+4
2016-09-09arm64: arch_timer: simplify accessorsMark Rutland1-27/+14
2016-09-09arm64: sysreg: allow write_sysreg to use XZRMark Rutland1-2/+6
2016-09-08arm64/io: Allow I/O writes to use {W,X}ZRRobin Murphy1-4/+4
2016-09-07arm64: Use static keys for CPU featuresCatalin Marinas3-3/+19
2016-09-06arm64: mm: drop fixup_init() and mm.hKefeng Wang5-21/+7
2016-09-05arm64: ftrace: add save_stack_trace_regs()Pratyush Anand1-0/+21
2016-09-05arm64: kernel: re-export _cpu_resume() from sleep.SArd Biesheuvel1-1/+1
2016-09-05arm64: Drop generic xlate_dev_mem_{k,}ptr()James Morse1-11/+0
2016-09-02arm64: debug: report TRAP_TRACE instead of TRAP_HWBRPT for singlestepWill Deacon1-2/+2
2016-09-02arm64: head.S: document the use of callee saved registersArd Biesheuvel1-0/+10
2016-09-02arm64: head.S: use ordinary stack frame for __primary_switched()Ard Biesheuvel1-9/+9
2016-09-02arm64: kernel: drop use of x24 from primary boot pathArd Biesheuvel1-8/+12
2016-09-02arm64: kernel: use x30 for __enable_mmu return addressArd Biesheuvel2-20/+9
2016-09-02arm64: head.S: move KASLR processing out of __enable_mmu()Ard Biesheuvel1-27/+42
2016-09-02arm64: kernel: use ordinary return/argument register for el2_setup()Ard Biesheuvel1-7/+7
2016-09-02arm64: kernel: fix style issues in sleep.SArd Biesheuvel1-11/+10
2016-09-01arm64: kernel: do not need to reset UAO on exception entryVladimir Murzin1-1/+1
2016-09-01arm64: debug: convert OS lock CPU hotplug notifier to new infrastructureWill Deacon1-24/+6
2016-09-01arm64: hw_breakpoint: convert CPU hotplug notifier to new infrastructureWill Deacon2-36/+22
2016-09-01arm64: remove duplicate macro __KERNEL__ checkzijun_hu1-2/+0
2016-08-31arm64: debug: avoid resetting stepping state machine when TIF_SINGLESTEPWill Deacon1-2/+4
2016-08-31arm64: cpufeature: expose arm64_ftr_reg struct for CTR_EL0Ard Biesheuvel2-1/+8
2016-08-31arm64: cpufeature: constify arm64_ftr_regs arrayArd Biesheuvel2-27/+20
2016-08-31arm64: cpufeature: constify arm64_ftr_bits structuresArd Biesheuvel2-29/+31