summaryrefslogtreecommitdiff
path: root/arch/arm64/tools
AgeCommit message (Expand)AuthorFilesLines
2024-05-10arm64: errata: Add workaround for Arm errata 3194386 and 3312417Mark Rutland1-0/+1
2024-03-15Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2-1/+45
2024-03-07Merge branch 'for-next/stage1-lpa2' into for-next/coreCatalin Marinas2-4/+5
2024-03-07Merge branches 'for-next/reorg-va-space', 'for-next/rust-for-arm64', 'for-nex...Catalin Marinas2-1/+35
2024-03-07arm64/fpsimd: Support FEAT_FPMRMark Brown1-0/+1
2024-02-21arm64/sysreg: Update ID_AA64DFR0_EL1 registerAnshuman Khandual1-0/+2
2024-02-21arm64/sysreg: Update ID_DFR0_EL1 register fieldsAnshuman Khandual1-0/+2
2024-02-21arm64/sysreg: Add register fields for ID_AA64DFR1_EL1Anshuman Khandual1-1/+30
2024-02-19arm64: sysreg: Add missing ID_AA64ISAR[13]_EL1 fields and variantsMarc Zyngier1-1/+7
2024-02-19arm64: Use Signed/Unsigned enums for TGRAN{4,16,64} and VARangeMarc Zyngier1-4/+4
2024-02-16arm64: mm: Handle LVA support as a CPU featureArd Biesheuvel1-0/+1
2024-02-08arm64: cpufeature: Detect HCR_EL2.NV1 being RES0Marc Zyngier1-0/+1
2024-02-08arm64: sysreg: Add layout for ID_AA64MMFR4_EL1Marc Zyngier1-0/+37
2024-01-12arm64: Rename ARM64_WORKAROUND_2966298Rob Herring1-1/+1
2024-01-04Merge branch 'for-next/sysregs' into for-next/coreWill Deacon1-11/+309
2024-01-04Merge branch 'for-next/rip-vpipt' into for-next/coreWill Deacon1-2/+3
2024-01-04Merge branch 'for-next/lpa2-prep' into for-next/coreWill Deacon1-0/+1
2023-12-17arm64/sysreg: Add missing system register definitions for FGTFuad Tabba1-0/+43
2023-12-17arm64/sysreg: Add missing ExtTrcBuff field definition to ID_AA64DFR0_EL1Fuad Tabba1-1/+4
2023-12-17arm64/sysreg: Add missing Pauth_LR field definitions to ID_AA64ISAR1_EL1Fuad Tabba1-0/+2
2023-12-11arm64/sysreg: Add new system registers for GCSMark Brown1-0/+55
2023-12-11arm64/sysreg: Add definition for FPMRMark Brown1-0/+23
2023-12-11arm64/sysreg: Update HCRX_EL2 definition for DDI0601 2023-09Mark Brown1-1/+3
2023-12-11arm64/sysreg: Update SCTLR_EL1 for DDI0601 2023-09Mark Brown1-2/+3
2023-12-11arm64/sysreg: Update ID_AA64SMFR0_EL1 definition for DDI0601 2023-09Mark Brown1-3/+27
2023-12-11arm64/sysreg: Add definition for ID_AA64FPFR0_EL1Mark Brown1-0/+29
2023-12-11arm64/sysreg: Add definition for ID_AA64ISAR3_EL1Mark Brown1-0/+17
2023-12-11arm64/sysreg: Update ID_AA64ISAR2_EL1 defintion for DDI0601 2023-09Mark Brown1-2/+22
2023-12-11arm64/sysreg: Add definition for ID_AA64PFR2_EL1Mark Brown1-0/+21
2023-12-11arm64/sysreg: update CPACR_EL1 registerJoey Gouly1-1/+2
2023-12-11arm64/sysreg: add system register POR_EL{0,1}Joey Gouly1-0/+12
2023-12-11arm64/sysreg: Add definition for HAFGRTR_EL2Fuad Tabba1-0/+43
2023-12-11arm64/sysreg: Update HFGITR_EL2 definiton to DDI0601 2023-09Fuad Tabba1-1/+3
2023-12-05arm64: Get rid of ARM64_HAS_NO_HW_PREFETCHMarc Zyngier1-1/+0
2023-12-05arm64: Rename reserved values for CTR_EL0.L1IpMarc Zyngier1-2/+3
2023-11-27arm64: Add ARM64_HAS_LPA2 CPU capabilityRyan Roberts1-0/+1
2023-11-01Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds4-7/+13
2023-10-26Merge branch 'for-next/cpus_have_const_cap' into for-next/coreCatalin Marinas3-6/+6
2023-10-16arm64: Use a positive cpucap for FP/SIMDMark Rutland1-1/+1
2023-10-16arm64: Factor out cpucap definitionsMark Rutland2-5/+5
2023-10-13arm64: add FEAT_LSE128 HWCAPJoey Gouly1-0/+1
2023-10-13arm64: add FEAT_LRCPC3 HWCAPJoey Gouly1-0/+1
2023-09-29arm64: errata: Add Cortex-A520 speculative unprivileged load workaroundRob Herring1-0/+1
2023-09-29arm64/sve: Report FEAT_SVE_B16B16 to userspaceMark Brown1-1/+5
2023-09-18arm64: cpufeature: Fix CLRBHB and BC detectionKristina Martsenko1-1/+5
2023-08-17arm64: Add feature detection for fine grained trapsMark Brown1-0/+1
2023-08-17arm64: Add HDFGRTR_EL2 and HDFGWTR_EL2 layoutsMarc Zyngier1-0/+129
2023-07-13arm64: Fix HFGxTR_EL2 field namingMarc Zyngier1-6/+6
2023-07-04Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+3
2023-06-23Merge branch 'for-next/feat_s1pie' into for-next/coreCatalin Marinas2-1/+166