summaryrefslogtreecommitdiff
path: root/arch/arm64/tools/cpucaps
AgeCommit message (Expand)AuthorFilesLines
2023-06-06arm64: cpufeature: add Permission Indirection Extension cpucapJoey Gouly1-0/+1
2023-06-06arm64: cpufeature: add TCR2 cpucapJoey Gouly1-0/+1
2023-06-05arm64: mops: detect and enable FEAT_MOPSKristina Martsenko1-0/+1
2023-06-05arm64: cpufeature: detect FEAT_HCXKristina Martsenko1-0/+1
2023-03-30arm64: Add HAS_ECV_CNTPOFF capabilityMarc Zyngier1-0/+1
2023-02-25Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+1
2023-02-22Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-2/+4
2023-02-14Merge branch kvm-arm64/nv-prefix into kvmarm/nextOliver Upton1-0/+1
2023-02-14Merge branch arm64/for-next/sme2 into kvmarm/nextOliver Upton1-0/+1
2023-02-11arm64: Add ARM64_HAS_NESTED_VIRT cpufeatureJintack Lim1-0/+1
2023-02-10Merge branches 'for-next/sysreg', 'for-next/sme', 'for-next/kselftest', 'for-...Catalin Marinas1-2/+4
2023-01-31arm64: add ARM64_HAS_GIC_PRIO_RELAXED_SYNC cpucapMark Rutland1-0/+1
2023-01-31arm64: rename ARM64_HAS_IRQ_PRIO_MASKING to ARM64_HAS_GIC_PRIO_MASKINGMark Rutland1-1/+1
2023-01-31arm64: rename ARM64_HAS_SYSREG_GIC_CPUIF to ARM64_HAS_GIC_CPUIF_SYSREGSMark Rutland1-1/+1
2023-01-20arm64/sme: Add basic enumeration for SME2Mark Brown1-0/+1
2023-01-06arm64: errata: Workaround possible Cortex-A715 [ESR|FAR]_ELx corruptionAnshuman Khandual1-0/+1
2022-12-15Revert "arm64: errata: Workaround possible Cortex-A715 [ESR|FAR]_ELx corruption"Will Deacon1-1/+0
2022-12-06Merge branch 'for-next/errata' into for-next/coreWill Deacon1-0/+1
2022-11-18arm64: errata: Workaround possible Cortex-A715 [ESR|FAR]_ELx corruptionAnshuman Khandual1-0/+1
2022-11-08arm64: Enable data independent timing (DIT) in the kernelArd Biesheuvel1-0/+1
2022-09-30Merge branch 'for-next/alternatives' into for-next/coreCatalin Marinas1-0/+2
2022-09-16arm64: alternatives: have callbacks take a capMark Rutland1-0/+2
2022-09-16arm64: errata: remove BF16 HWCAP due to incorrect result on Cortex-A510James Morse1-0/+1
2022-08-23arm64: errata: add detection for AMEVCNTR01 incrementing incorrectlyIonela Voinescu1-0/+1
2022-07-25Merge branch 'for-next/cpufeature' into for-next/coreWill Deacon1-0/+1
2022-07-19arm64: errata: Remove AES hwcap for COMPAT tasksJames Morse1-0/+1
2022-06-23arm64: trap implementation defined functionality in userspaceKristina Martsenko1-0/+1
2022-05-04Merge branch kvm-arm64/wfxt into kvmarm-master/nextMarc Zyngier1-0/+1
2022-04-22arm64/sme: Basic enumeration supportMark Brown1-0/+2
2022-04-20arm64: Add HWCAP advertising FEAT_WFXTMarc Zyngier1-0/+1
2022-03-14Merge branch 'for-next/spectre-bhb' into for-next/coreWill Deacon1-0/+1
2022-02-25arm64: Add support of PAuth QARMA3 architected algorithmVladimir Murzin1-0/+2
2022-02-25arm64: cpufeature: Mark existing PAuth architected algorithm as QARMA5Vladimir Murzin1-2/+2
2022-02-24arm64: Mitigate spectre style branch history side channelsJames Morse1-0/+1
2022-02-03KVM: arm64: Workaround Cortex-A510's single-step and PAC trap errataJames Morse1-2/+3
2022-01-27arm64: errata: Add detection for TRBE trace data corruptionAnshuman Khandual1-0/+1
2022-01-27arm64: errata: Add detection for TRBE invalid prohibited statesAnshuman Khandual1-0/+1
2022-01-27arm64: errata: Add detection for TRBE ignored system register writesAnshuman Khandual1-0/+1
2021-10-29Merge branch 'for-next/trbe-errata' into for-next/coreWill Deacon1-0/+3
2021-10-29Merge branch 'for-next/mte' into for-next/coreWill Deacon1-0/+1
2021-10-21arm64: errata: Add detection for TRBE write to out-of-rangeSuzuki K Poulose1-0/+1
2021-10-21arm64: errata: Add workaround for TSB flush failuresSuzuki K Poulose1-0/+1
2021-10-21arm64: errata: Add detection for TRBE overwrite in FILL modeSuzuki K Poulose1-0/+1
2021-10-19arm64: Add a capability for FEAT_ECVMarc Zyngier1-0/+1
2021-10-07arm64: mte: CPU feature detection for Asymm MTEVincenzo Frascino1-0/+1
2021-06-11arm64: Allow mismatched 32-bit EL0 supportWill Deacon1-1/+2
2021-05-10arm64: Generate cpucaps.hMark Brown1-0/+65