index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-l2x0.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-10-03
ARM: 8169/1: l2c: parse cache properties from ePAPR definitions
Linus Walleij
1
-0
/
+121
2014-08-05
Merge branches 'fixes' and 'misc' into for-next
Russell King
1
-1
/
+1
2014-07-18
ARM: make it easier to check the CPU part number correctly
Russell King
1
-1
/
+1
2014-07-07
ARM: l2c: fix revision checking
Russell King
1
-1
/
+1
2014-06-29
ARM: 8076/1: mm: add support for HW coherent systems in PL310 cache
Thomas Petazzoni
1
-0
/
+31
2014-05-30
ARM: l2c: trial at enabling some Cortex-A9 optimisations
Russell King
1
-3
/
+70
2014-05-30
ARM: l2c: add warnings for stuff modifying aux_ctrl register values
Russell King
1
-3
/
+22
2014-05-30
ARM: l2c: print a warning with L2C-310 caches if the cache size is modified
Russell King
1
-0
/
+2
2014-05-30
ARM: l2c: remove old .set_debug method
Russell King
1
-19
/
+2
2014-05-30
ARM: l2c: always enable non-secure access to lockdown registers
Russell King
1
-2
/
+21
2014-05-30
ARM: l2c: always enable low power modes
Russell King
1
-0
/
+12
2014-05-30
ARM: l2c: add automatic enable of early BRESP
Russell King
1
-3
/
+22
2014-05-30
ARM: l2c: move L2 cache register saving to a more sensible location
Russell King
1
-12
/
+22
2014-05-30
ARM: l2c: check that DT files specify the required "cache-unified" property
Russell King
1
-0
/
+4
2014-05-30
ARM: l2c: fix register naming
Russell King
1
-28
/
+29
2014-05-30
ARM: l2c: implement L2C-310 erratum 752271 in core L2C code
Russell King
1
-1
/
+17
2014-05-30
ARM: l2c: provide generic hook to intercept writes to secure registers
Russell King
1
-12
/
+30
2014-05-30
ARM: l2c: move way size calculation data into l2c_init_data
Russell King
1
-9
/
+20
2014-05-30
ARM: l2c: add decode for L2C-220 cache ways
Russell King
1
-0
/
+1
2014-05-30
ARM: l2c: move type string into l2c_init_data structure
Russell King
1
-7
/
+13
2014-05-30
ARM: l2c: remove obsolete l2x0 ops for non-OF init
Russell King
1
-206
/
+0
2014-05-30
ARM: l2c: convert Broadcom L2C-310 to new code
Russell King
1
-16
/
+11
2014-05-30
ARM: l2c: add L2C-220 specific handlers
Russell King
1
-10
/
+157
2014-05-30
ARM: l2c: use L2C-210 handlers for L2C-310 errata-less implementations
Russell King
1
-22
/
+36
2014-05-30
ARM: l2c: implement L2C-310 erratum 588369 as a method override
Russell King
1
-0
/
+69
2014-05-30
ARM: l2c: implement L2C-310 erratum 727915 as a method override
Russell King
1
-0
/
+20
2014-05-30
ARM: l2c: add L2C-210 specific handlers
Russell King
1
-1
/
+122
2014-05-30
ARM: l2c: move pl310_set_debug() into l2c-310 code
Russell King
1
-8
/
+6
2014-05-30
ARM: l2c: simplify l2x0 unlocking code
Russell King
1
-17
/
+8
2014-05-30
ARM: l2c: clean up save/resume functions
Russell King
1
-57
/
+52
2014-05-30
ARM: l2c: move and add ARM L2C-2x0/L2C-310 save/resume code to non-OF
Russell King
1
-74
/
+77
2014-05-30
ARM: l2c: clean up L2 cache initialisation messages
Russell King
1
-3
/
+4
2014-05-30
ARM: l2c: implement fixups for L2 cache controller quirks/errata
Russell King
1
-11
/
+101
2014-05-30
ARM: l2c: move aurora broadcast setup to enable function
Russell King
1
-13
/
+15
2014-05-30
ARM: l2c: only write the auxiliary control register if required
Russell King
1
-1
/
+3
2014-05-30
ARM: l2c: write auxctrl register before unlocking
Russell King
1
-5
/
+5
2014-05-30
ARM: l2c: provide enable method
Russell King
1
-18
/
+62
2014-05-30
ARM: l2c: group implementation specific code together
Russell King
1
-251
/
+251
2014-05-30
ARM: l2c: move l2c save function to __l2c_init()
Russell King
1
-3
/
+7
2014-05-30
ARM: l2c: pass iomem address into data->save function
Russell King
1
-16
/
+16
2014-05-30
ARM: l2c: clean up OF initialisation a bit
Russell King
1
-26
/
+40
2014-05-30
ARM: l2c: add and use L2C revision constants
Russell King
1
-5
/
+5
2014-05-30
ARM: l2c: rename cache_wait_way()
Russell King
1
-3
/
+3
2014-05-30
ARM: l2c: provide generic helper for way-based operations
Russell King
1
-6
/
+9
2014-05-30
ARM: l2c: split out cache unlock code
Russell King
1
-7
/
+16
2014-05-30
ARM: l2c: provide generic function for calling set_debug method
Russell King
1
-1
/
+11
2014-05-30
ARM: l2c: rename OF specific things, making l2x0_of_data available to all
Russell King
1
-32
/
+32
2014-05-30
ARM: l2c: tidy up l2x0_of_data declarations
Russell King
1
-16
/
+14
2014-05-30
ARM: l2c: add helper for L2 cache controller DT IDs
Russell King
1
-13
/
+10
2014-05-22
ARM: l2c: remove outer_inv_all() method
Russell King
1
-5
/
+0
[next]