index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
boot
/
dts
/
stih407-pinctrl.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2015-10-15
ARM: dts: Fix RGMII pinctrl timings
Maxime Coquelin
1
-2
/
+2
2015-09-30
ARM: STi: DT: STiH407: Rename incorrect interrupt related binding
Lee Jones
1
-4
/
+4
2015-09-30
ARM: DT: STiH407: Add RMII pinctrl support
Peter Griffin
1
-0
/
+27
2015-09-30
ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX
Peter Griffin
1
-0
/
+18
2015-09-30
ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller
Peter Griffin
1
-0
/
+15
2015-09-30
ARM: DT: STiH407: Add systrace pin configuration
Peter Griffin
1
-0
/
+12
2015-09-30
ARM: DT: STiH407: Add NAND flash controller pin configuration
Peter Griffin
1
-0
/
+23
2015-09-30
ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config
Peter Griffin
1
-0
/
+13
2015-09-30
ARM: DT: STiH407: Add serial3 pinctrl configuration
Peter Griffin
1
-0
/
+9
2015-09-30
ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs
Peter Griffin
1
-4
/
+235
2015-09-30
ARM: STi: DT: STiH407: Add i2c3 alternate pin configs
Peter Griffin
1
-1
/
+13
2015-09-30
ARM: STi: DT: STiH407: Add a cec0 pin definition
Peter Griffin
1
-0
/
+8
2015-07-22
ARM: STi: DT: Add STiH407 family mtsin0 pinctrl configuration
Peter Griffin
1
-0
/
+19
2015-07-22
ARM: STi: DT: Add STiH407 family tsout1 pinctrl configuration
Peter Griffin
1
-0
/
+12
2015-07-22
ARM: STi: DT: Add STiH407 family tsout0 pinctrl configuration
Peter Griffin
1
-0
/
+28
2015-07-22
ARM: STi: DT: Add STiH407 family tsin5 pinctrl configuration
Peter Griffin
1
-0
/
+21
2015-07-22
ARM: STi: DT: Add STiH407 family tsin4 pinctrl configuration
Peter Griffin
1
-0
/
+24
2015-07-22
ARM: STi: DT: Add STiH407 family tsin3 pinctrl configuration
Peter Griffin
1
-0
/
+12
2015-07-22
ARM: STi: DT: Add STiH407 family tsin2 pinctrl configuration
Peter Griffin
1
-0
/
+28
2015-07-22
ARM: STi: DT: Add STiH407 family tsin1 pinctrl configuration
Peter Griffin
1
-0
/
+28
2015-07-22
ARM: STi: DT: Add STiH407 family tsin0 pinctrl configuration
Peter Griffin
1
-0
/
+28
2015-04-30
ARM: STi: DT: STiH407: Fix retime pin mask for PIO5 and PIO35
Karim BEN BELGACEM
1
-0
/
+2
2014-05-21
ARM: dts: Add STiH407 SoC support
Maxime Coquelin
1
-0
/
+615