index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
boot
/
dts
/
meson8.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2018-09-05
ARM: dts: meson8: fix the clock controller register size
Martin Blumenstingl
1
-1
/
+1
2018-05-11
ARM: dts: meson8: add the uart_A pins
Martin Blumenstingl
1
-0
/
+16
2018-04-27
ARM: dts: meson8: add the cortex-a9-pmu compatible PMU
Martin Blumenstingl
1
-4
/
+13
2018-02-13
ARM: dts: meson8: add the USB reset line
Martin Blumenstingl
1
-0
/
+2
2018-02-13
ARM: dts: meson8: add the reset controller
Martin Blumenstingl
1
-0
/
+7
2017-12-12
ARM: dts: meson8: enable the GPIO interrupt controller
Martin Blumenstingl
1
-0
/
+5
2017-12-07
ARM: dts: meson8: use stable UART bindings with correct gate clock
Martin Blumenstingl
1
-4
/
+12
2017-12-07
ARM: dts: meson: drop "sana" clock from SAR ADC
Xingyu Chen
1
-3
/
+2
2017-12-07
ARM: dts: meson8: add more L2 cache settings
Martin Blumenstingl
1
-0
/
+3
2017-10-30
Merge tag 'amlogic-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/khi...
Arnd Bergmann
1
-1
/
+1
2017-10-29
ARM: dts: meson: add the efuse node
Martin Blumenstingl
1
-0
/
+6
2017-10-29
ARM: dts: meson8: add support for booting the secondary CPU cores
Martin Blumenstingl
1
-0
/
+21
2017-10-12
ARM: dts: meson: add the SDIO MMC controller
Martin Blumenstingl
1
-0
/
+6
2017-10-12
ARM: dts: meson8: remove gpio offset
Jerome Brunet
1
-1
/
+1
2017-10-07
ARM: dts: meson: add SoC information nodes
Martin Blumenstingl
1
-0
/
+5
2017-08-01
ARM: dts: meson: mark the clock controller also as reset controller
Martin Blumenstingl
1
-0
/
+1
2017-07-28
ARM: dts: meson8: add the PWM controller nodes
Martin Blumenstingl
1
-0
/
+15
2017-06-16
ARM: dts: meson: use the real ethernet clock on Meson8 and Meson8b
Martin Blumenstingl
1
-1
/
+1
2017-06-16
ARM: dts: meson8b: add the SCU device node
Martin Blumenstingl
1
-0
/
+5
2017-06-16
ARM: dts: meson: add USB support on Meson8 and Meson8b
Martin Blumenstingl
1
-0
/
+24
2017-06-16
ARM: dts: meson: add the hardware random number generator
Martin Blumenstingl
1
-0
/
+6
2017-06-16
ARM: dts: meson8: add reserved memory zones
Martin Blumenstingl
1
-0
/
+27
2017-06-16
ARM: dts: meson: add the SAR ADC
Martin Blumenstingl
1
-0
/
+8
2017-06-16
ARM: dts: meson8: add the pins for the SDIO controller
Martin Blumenstingl
1
-0
/
+24
2017-06-16
ARM: dts: meson8: add the PWM_E and PWM_F pins
Martin Blumenstingl
1
-0
/
+14
2017-06-16
ARM: dts: meson: use C preprocessor friendly include syntax
Martin Blumenstingl
1
-1
/
+1
2017-06-16
ARM: dts: meson8: fix the IR receiver pins
Martin Blumenstingl
1
-7
/
+7
2017-06-09
ARM: dts: meson8: add and use the real clock controller
Martin Blumenstingl
1
-16
/
+16
2017-05-26
ARM: dts: meson: Extend L2 cache controller node for Meson8 and Meson8b
Carlo Caione
1
-0
/
+6
2017-05-26
ARM: dts: meson: organize devices in their corresponding busses
Martin Blumenstingl
1
-38
/
+78
2017-03-28
ARM: dts: meson8: Add gpio-ranges properties
Neil Armstrong
1
-0
/
+2
2016-03-30
ARM: dts: amlogic: Split pinctrl device for Meson8 / Meson8b
Carlo Caione
1
-25
/
+32
2015-03-02
ARM: dts: meson8: add pinctrl node
Beniamino Galvani
1
-0
/
+68
2014-11-18
ARM: meson: DTS: enable L2 cache
Beniamino Galvani
1
-0
/
+4
2014-11-18
ARM: dts: add dtsi for Amlogic Meson8 SoCs
Beniamino Galvani
1
-0
/
+88