summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2013-12-05Merge branch 'clk/clk-unregister' of git://linuxtv.org/snawrocki/samsung into...Mike Turquette11-19/+235
2013-12-04clk: exynos5420: fix cpll clock register offsetsChander Kashyap1-2/+2
2013-12-04clk: Implement clk_unregisterSylwester Nawrocki2-3/+120
2013-12-04clk: Add common __clk_get(), __clk_put() implementationsSylwester Nawrocki7-0/+42
2013-12-04clkdev: Fix race condition in clock lookup from device treeSylwester Nawrocki1-2/+10
2013-12-04clk: Provide not locked variant of of_clk_get_from_provider()Sylwester Nawrocki2-8/+46
2013-12-04omap3isp: Modify clocks registration to avoid circular referencesSylwester Nawrocki2-6/+17
2013-12-04clk: hisilicon: add common clock supportHaojian Zhuang8-0/+823
2013-12-03Merge branch 'clk-tegra-next' of git://nv-tegra.nvidia.com/user/pdeschrijver/...Mike Turquette20-3013/+5091
2013-12-02Merge tag 'sunxi-clk-for-3.13' of https://github.com/mripard/linux into clk-n...Mike Turquette3-14/+76
2013-11-28clk: tegra: fix __clk_lookup() return value checksWei Yongjun1-4/+4
2013-11-28clk: tegra: Do not print errors for clk_round_rate()Thierry Reding1-6/+3
2013-11-28clk: socfpga: Remove check for "reg" property in socfpga_clk_initDinh Nguyen1-3/+1
2013-11-28clk: fixed-factor: Fix device-tree binding typoEzequiel Garcia1-2/+2
2013-11-28clk: clean up everything on debugfs errorAlex Elder1-1/+2
2013-11-26clk: tegra: Initialize DSI low-power clocksThierry Reding1-0/+2
2013-11-26clk: tegra: add FUSE clock deviceAlexandre Courbot4-1/+4
2013-11-26clk: tegra: Properly setup PWM clock on Tegra30Thierry Reding1-1/+3
2013-11-26clk: tegra: Initialize secondary gr3d clock on Tegra30Thierry Reding1-0/+1
2013-11-26clk: tegra114: Initialize clocks needed for HDMIMikko Perttunen1-0/+2
2013-11-26clk: tegra124: add suspend/resume function for tegra_cpu_car_opsJoseph Lo1-0/+27
2013-11-26clk: tegra124: add wait_for_reset and disable_clock for tegra_cpu_car_opsJoseph Lo1-0/+26
2013-11-26clk: tegra124: Add support for Tegra124 clocksPeter De Schrijver4-0/+1771
2013-11-26clk: tegra124: Add new peripheral clocksPeter De Schrijver1-0/+69
2013-11-26clk: tegra124: Add common clk IDs to clk-id.hPeter De Schrijver1-0/+22
2013-11-26clk: tegra: add TEGRA_PERIPH_NO_GATEPeter De Schrijver3-3/+22
2013-11-26clk: tegra: add locking to periph clksPeter De Schrijver2-19/+24
2013-11-26clk: tegra: Add periph regs bank XPeter De Schrijver1-0/+10
2013-11-26clk: tegra: Add support for PLLSSPeter De Schrijver2-2/+126
2013-11-26clk: tegra: move tegra20 to common infraPeter De Schrijver1-402/+255
2013-11-26clk: tegra: move tegra30 to common infraPeter De Schrijver1-895/+403
2013-11-26clk: tegra: introduce common gen4 super clockPeter De Schrijver4-74/+155
2013-11-26clk: tegra: move PMC, fixed clocks to common filesPeter De Schrijver5-74/+253
2013-11-26clk: tegra: move periph clocks to common filePeter De Schrijver6-581/+627
2013-11-26clk: tegra: move audio clk to common filePeter De Schrijver4-208/+402
2013-11-26clk: tegra: add clkdev registration infraPeter De Schrijver3-159/+179
2013-11-26clk: tegra: add common infra for DT clocksPeter De Schrijver2-0/+16
2013-11-26clk: tegra: add header for common tegra clock IDsPeter De Schrijver1-0/+213
2013-11-26clk: tegra: move fields to tegra_clk_pll_paramsPeter De Schrijver5-177/+175
2013-11-26clk: tegra: use pll_ref as the pll_e parentPeter De Schrijver2-4/+7
2013-11-26clk: tegra: move some PLLC and PLLXC init to clk-pll.cPeter De Schrijver2-93/+111
2013-11-26clk: tegra: Add TEGRA_PERIPH_NO_DIV flagPeter De Schrijver2-3/+9
2013-11-26clk: tegra: common periph_clk_enb_refcnt and clksPeter De Schrijver6-108/+85
2013-11-26clk: tegra: simplify periph clock dataPeter De Schrijver7-584/+464
2013-11-26clk: tegra: Fix clock rate computationThierry Reding1-0/+2
2013-11-26ARM: tegra30: add missing CLK IDsPeter De Schrijver1-1/+9
2013-11-26clk: tegra114: Rename gr_2d/gr_3d to gr2d/gr3dThierry Reding2-6/+6
2013-11-26clk: tegra: PLLE spread spectrum controlPeter De Schrijver1-1/+29
2013-11-26clk: tegra: Set the clk parent of host1x to pll_pAndrew Chew1-0/+1
2013-11-26clk: tegra: add TEGRA_DIVIDER_ROUND_UP for periph clksPeter De Schrijver2-33/+39