summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-09-14drm/i915: Setup EMR first on all gen2-4Ville Syrjälä1-18/+19
2017-09-14drm/i915: Introduce GEN2_IRQ_RESET/INITVille Syrjälä1-12/+42
2017-09-14drm/i915: Use GEN3_IRQ_RESET/INIT on gen3/4Ville Syrjälä1-18/+6
2017-09-14drm/i915: s/GEN5/GEN3/Ville Syrjälä1-22/+22
2017-09-14drm/i915: Clear pipestat consistentlyVille Syrjälä1-37/+30
2017-09-14drm/i915: Don't enable/unmask flip interruptsVille Syrjälä1-26/+8
2017-09-14drm/i915: Remove the "INDEX" suffix from PPAT marcosZhi Wang3-10/+10
2017-09-14drm/i915: Introduce private PAT managementZhi Wang3-49/+274
2017-09-14drm/i915: Switch over to the LLC/eLLC hotspot avoidance hash mode for CCSVille Syrjälä3-15/+33
2017-09-14drm/i915: Simplify i915_reg_read_ioctlJoonas Lahtinen2-53/+48
2017-09-14drm/i915: Introduce INTEL_GEN_MASKJoonas Lahtinen1-12/+10
2017-09-13drm/i915: Refresh VLV/CHV PSR comments on HW PSR_state machine.Rodrigo Vivi1-12/+17
2017-09-13drm/i915/execlists: Read the context-status HEAD from the HWSPChris Wilson4-9/+35
2017-09-13drm/i915/execlists: Read the context-status buffer from the HWSPChris Wilson3-7/+38
2017-09-13drm/i915: Allow HW status page to be bound highChris Wilson1-0/+2
2017-09-13drm/i915/lrc: allocate separate page for HWSPDaniele Ceraolo Spurio3-158/+127
2017-09-13drm/i915/guc: Don't make assumptions while getting the lrca offsetMichel Thierry1-3/+18
2017-09-13drm/i915/lrc: Clarify the format of the context imageMichel Thierry4-10/+32
2017-09-13drm/i915/selftests: Use mul_u32_u32() for 32b x 32b -> 64b resultChris Wilson3-6/+6
2017-09-13drm/i915: Use mul_u32_u32() for 32b x 32b -> 64b resultChris Wilson2-2/+2
2017-09-13drm/i915: Squelch smatch warning for statement with no effectChris Wilson1-4/+4
2017-09-13drm/i915/guc: Small improvements to guc_wq_item_appendOscar Mateo1-8/+7
2017-09-13drm/i915/guc: Remove WQ_WORKLOAD_SHIFT defineOscar Mateo1-4/+0
2017-09-13drm/i915/guc: Name the default GuC scheduling policyOscar Mateo2-6/+15
2017-09-13drm/i915: Move the context descriptor to an inline helperChris Wilson2-8/+9
2017-09-13drm/i915/dsi: Replace MIPI command error message with debug messageMika Kahola1-1/+1
2017-09-13drm/i915/cnp: set min brightness from VBTLee, Shawn C1-0/+2
2017-09-13Revert "drm/i915/bxt: Disable device ready before shutdown command"Uma Shankar1-11/+0
2017-09-12drm/i915: Cleanup error paths through eb_lookup_vma()Chris Wilson1-7/+4
2017-09-12drm/i915/spt+: Don't reset invalid AUX channel interrupt bits in SDEIMRDhinakaran Pandiyan1-1/+3
2017-09-12drm/i915: Name the IPS_PCODE_CONTROL bitVille Syrjälä2-1/+4
2017-09-12drm/i915: Nuke some bogus tabs from the pcode definesVille Syrjälä1-3/+3
2017-09-12drm/i915: Factor out setup_private_pat()Zhi Wang1-8/+12
2017-09-12drm/i915/bxt: set min brightness from VBTLee, Shawn C1-0/+2
2017-09-12drm/i915: Increase poll time for BDW FCLK_DONEMarta Lofstedt1-1/+5
2017-09-12drm/i915/psr: Add enable_source vfunc.Rodrigo Vivi2-10/+6
2017-09-12drm/i915/psr: Add enable_sink vfunc.Rodrigo Vivi2-6/+4
2017-09-12drm/i915/psr: Add setup VSC vfunc.Rodrigo Vivi2-5/+5
2017-09-12drm/i915/psr: Re-org Activate after enableRodrigo Vivi1-13/+16
2017-09-12drm/i915/psr: Move hsw_enable_source after enabling sink.Rodrigo Vivi1-2/+2
2017-09-12drm/i915/psr: Re-create a hsw_psr_enable_source.Rodrigo Vivi1-33/+37
2017-09-12drm/i915/psr: Unify VSC setup functions.Rodrigo Vivi1-34/+27
2017-09-12drm/i915/psr: Add activate vfunc.Rodrigo Vivi2-6/+4
2017-09-12drm/i915/psr: hsw_psr_activate.Rodrigo Vivi1-10/+11
2017-09-12drm/i915/psr: vfunc for disabling source.Rodrigo Vivi2-5/+10
2017-09-12drm/i915/psr: Avoid any PSR stuff on platforms without support.Rodrigo Vivi1-3/+16
2017-09-11drm/i915: Fix an error handling in 'intel_framebuffer_init()'Christophe JAILLET1-1/+1
2017-09-09drm/i915: Only initialize partially filled pagetablesChris Wilson1-2/+5
2017-09-08drm/i915: Make PAT macros more robustMichal Wajdeczko2-2/+2
2017-09-08drm/i915: Add a default case in gen7 hwsp switch-caseMichel Thierry1-5/+6
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-13 23:42:37 +0300