Age | Commit message (Collapse) | Author | Files | Lines |
|
Fixed vin line stream_out not change except WR.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
VIN driver use pm save power, delete turn on pmu multiple times
and modify isp clk and reset after turn on pmu.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
Correct some code.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
Delete the control direct control register and correct some code.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
Use runtime/system pm save power.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
Separate set stream and runtime PM, use runtime PM.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
Switch to using runtime PM for power management.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
delete read chip id in set power on.
Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
|
|
The intent is to use a genpd governor when there are some states that needs
to be managed. Although, the current code ends up to never assign a
governor, let's fix this.
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Reviewed-by: Anup Patel <anup@brainfault.org>
Tested-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Signed-off-by: minda.chen <minda.chen@starfivetech.com>
|
|
Currently both order booting and spinwait approach uses a per cpu
array to update stack & task pointer. This approach will not work for the
following cases.
1. If NR_CPUs are configured to be less than highest hart id.
2. A platform has sparse hartid.
This issue can be fixed for ordered booting as the booting cpu brings up
one cpu at a time using SBI HSM extension which has opaque parameter
that is unused until now.
Introduce a common secondary boot data structure that can store the stack
and task pointer. Secondary harts will use this data while booting up
to setup the sp & tp.
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
From 9a2451f1866344d38b4a1dc20396e3a03954fcd7
Resolved merge conflict.
Signed-off-by: <jeeheng.sia@starfivetech.com>
Signed-off-by: minda.chen <minda.chen@starfivetech.com>
|
|
The SBI SRST extension provides a standard way to poweroff and
reboot the system irrespective to whether Linux RISC-V S-mode
is running natively (HS-mode) or inside Guest/VM (VS-mode).
The SBI SRST extension is available in the SBI v0.3 specification.
(Refer, https://github.com/riscv/riscv-sbi-doc/releases/tag/v0.3.0-rc1)
This patch extends Linux RISC-V SBI implementation to detect
and use SBI SRST extension.
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Signed-off-by: minda.chen <minda.chen@starfivetech.com>
|
|
The riscv-sbi driver compatible string should not
changed to starfive since it's a common driver
for riscv.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
|
|
The JH7110 soc only support WFI cpu idle state,
remove the unsupport states.
Add a long WFI for entering the cpu_suspend().
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
|
|
Count PLL1 rate through reading syscon registers.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Change PLL0 rate to 1.5GHz and change cpu_core divider.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Cr 2285 sec jiajie.ho
See merge request sdk/linux!533
|
|
Cr 2261 can 515 william.qiu
See merge request sdk/linux!521
|
|
CR_2141:crypto:starfive: Enhanced AES driver to handle negative cases
See merge request sdk/linux!517
|
|
CR_2307_PWMDAC_515: fix playback repeatly issue
See merge request sdk/linux!524
|
|
CR_1861_515_HDMI_AUDIO_Xingyu.Wu
See merge request sdk/linux!526
|
|
Updating Starfive Jh7110 Crypto hardware engine
to use orginal ARM PL08X driver.
Signed-off-by: jiajie.ho <jiajie.ho@starfivetech.com>
|
|
Removing dt-bindings for Starfive JH7110 SEC_DMA as
the hardware engine will use original ARM PL08X
driver.
Signed-off-by: jiajie.ho <jiajie.ho@starfivetech.com>
|
|
Remove i2srx-master.c and i2srx-master.h files,
and merge into starfive_i2s.c and starfive_i2s.h files.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Change the order about setting parent to mclk_ext after resets
when PDM registering.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Add new audio device in audio card about hdmi and i2s.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Could playback audio through HDMI.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Change mclk_ext pin from GPIO61 to GPIO4.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Add mclk_ext clock and enable i2stx_4ch0 status.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Add I2S driver for starfive.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
modify some data field and clock frequency
Signed-off-by: William Qiu <william.qiu@starfivetech.com>
|
|
fix the bug that error occurs when playback repleatly.
Signed-off-by: Walker Chen <walker.chen@linux.starfivetech.com>
|
|
modify can dts config and improve CAN IO driving force
Signed-off-by: William Qiu <william.qiu@starfivetech.com>
|
|
1. Added input text length check for ECB and CBC mode.
2. Added input IV check for CCM mode.
3. Removed unnecessary zero data check.
4. Updated functions to return proper error codes.
Signed-off-by: jiajie.ho <jiajie.ho@starfivetech.com>
|
|
CR_2248_PMU_515: Fix some power domain can not be disabled
See merge request sdk/linux!515
|
|
CR_2233_CMA_515_samin.guo:riscv:dts:jh7110: Modify CMA reserved space to better support 2G DRAM
See merge request sdk/linux!509
|
|
Vout and isp domain can not be disabled during clock tree
is running probe function. This bug has been fixed.
Signed-off-by: Walker Chen <walker.chen@linux.starfivetech.com>
|
|
When the DDR is 2G (0x40000000-0xc0000000), it may cause address usage
problems.
Signed-off-by: samin <samin.guo@starfivetech.com>
|
|
CR_1849_DMA_walker.chen
See merge request sdk/linux!483
|
|
CR_2180:riscv:driver:drm: Weston-GPU
See merge request sdk/linux!501
|
|
Cr 2162 gpu shanlong.li
See merge request sdk/linux!499
|
|
CR_2156_v4l2_515_changhuang.liang v4l2: modify vin clk base on pll2 change
See merge request sdk/linux!491
|
|
CR 2127 drivers: pci: Support 64bit prefetchable MMIO range.
See merge request sdk/linux!503
|
|
CR_2123_515_spdif_mclkext_xingyu.wu
See merge request sdk/linux!489
|
|
gpu driver change to release
Signed-off-by: shanlong.li <shanlong.li@starfivetech.com>
|
|
CR_1737:crypto:starfive: Fixed AEAD tag generation and verification
See merge request sdk/linux!505
|
|
set the gpu frequency to 594Mhz
Signed-off-by: shanlong.li <shanlong.li@starfivetech.com>
|
|
add core clk
Signed-off-by: shanlong.li <shanlong.li@starfivetech.com>
|
|
Added support in AES GCM and CCM mode for various tag length and
tag verification for non-AES blocksize aligned text.
Signed-off-by: jiajie.ho <jiajie.ho@starfivetech.com>
|
|
add format_mod_supported interface for userspace
Signed-off-by: keith <keith.zhao@starfivetech.com>
|
|
Verification has been completed on NVIDIA GT710 with modetest.
Signed-off-by: Kevin.xie <kevin.xie@starfivetech.com>
|