summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2022-11-01spi-pl022-starfive.c: make spi work without dmaziv.xu2-3/+5
make spi work without dma Signed-off-by: ziv.xu <ziv.xu@starfive.com>
2022-11-01clk: starfive: Keep the clock apb0 enabled alwaysHal Feng1-1/+1
This solves crush problem of i2c runtime pm and prevents some aon modules from working abnormally. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-11-01Revert "i2c: designware: Descend startup priority"Hal Feng1-1/+1
This reverts commit ef0fec210073c298598ab9a27e362e002dc0bf0b. Then we keep the clock apb0 enabled always to fix crush problem of i2c runtime pm. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-10-28Merge branch 'CR_2412_515_Clocktree_PLL1_Xingyu.Wu' into 'jh7110-5.15.y-devel'andy.hu2-7/+1
CR_2412_515_Clocktree_PLL1_Xingyu.Wu See merge request sdk/linux!553
2022-10-28Merge branch 'CR_2440_515_Clocktree_1.5G_Xingyu.Wu' into 'jh7110-5.15.y-devel'andy.hu2-0/+36
CR_2440_515_Clocktree_1.5G_Xingyu.Wu See merge request sdk/linux!564
2022-10-28Merge branch 'CR_2439_CPUFREQ_515_mason.huo' into 'jh7110-5.15.y-devel'andy.hu7-57/+453
Cr 2439 cpufreq 515 mason.huo See merge request sdk/linux!562
2022-10-28Merge branch 'CR_2417_CPUIdle_515_mason.huo' into 'jh7110-5.15.y-devel'andy.hu2-47/+15
Cr 2417 cpu idle 515 mason.huo See merge request sdk/linux!559
2022-10-28Merge branch 'CR_2462_DEV_PM_mason.huo' into 'jh7110-5.15.y-devel'andy.hu55-837/+1826
CR_2462 Port runtime PM from hibernation to devel See merge request sdk/linux!574
2022-10-28regulator: axp15060: Change the cpu_vdd_0p9 to cpu_vddmason.huo2-3/+3
Rename the cpu_vdd_0p9 regulator to cpu_vdd, since the regulator may changed per cpu frequency. Signed-off-by: mason.huo <mason.huo@starfivetech.com>
2022-10-28driver: regulator: Add axp15060 pmic regulator driverKevin.xie5-0/+438
Add support for the axp15060 pmic. Signed-off-by: Kevin.xie <kevin.xie@starfivetech.com>
2022-10-28cpufreq: starfive: Remove unuse clocksmason.huo1-23/+3
The jh7110 pll0 is fixed for cpufreq, so we should change the cpu_core clock directly. Remove the pll0 & osc clock. Signed-off-by: mason.huo <mason.huo@starfivetech.com>
2022-10-28riscv: defconfigs: Enable cpufreq for jh7110mason.huo1-0/+8
Set the default cpufreq govenor to ondemand. Signed-off-by: mason.huo <mason.huo@starfivetech.com>
2022-10-28riscv: dts: starfive: Remove unsupported cpu frequenciesmason.huo1-33/+3
As the pll0 is fixed, there are only four cpu frequencies that can be divided from the pll0, so remove the other cpu frequencies. Signed-off-by: mason.huo <mason.huo@starfivetech.com>
2022-10-28sound:dwc:i2s:Add hibernation about i2srx-3chXingyu Wu1-88/+58
Add runtime pm and system pm in i2srx-3ch driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-28sound:dwc:i2s:Add hibernation about i2stx-4ch1Xingyu Wu1-76/+56
Add runtime pm and system pm in i2stx-4ch1 driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-27riscv: deconfig: Enable pm advanced debugmason.huo1-0/+2
Enable pm advanced debug, so that we can check runtime PM status. Signed-off-by: mason.huo <mason.huo@starfivetech.com>
2022-10-27sound:starfive:pwmdac:Add runtime pm operationXingyu Wu1-28/+91
Add runtime pm operation in PWMDAC driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-27rtc:starfive: add pm ops for rtcziv.xu1-0/+1
add pm ops for rtc Signed-off-by: ziv.xu <ziv.xu@starfive.com>
2022-10-27i2c: designware: Descend startup priorityHal Feng1-1/+1
So i2c will be initialized after uart. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-10-27i2c: designware: Uncomment and recover the pm functionsHal Feng1-4/+1
Uncomment the system pm and runtime pm ops functions. Restore the Synopsys DesignWare i2c driver to the original version. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-10-27CR_2345_Audio_DevicePM_walker.chenWalker Chen1-2/+2
Fix the bug that pdm function name spell error. Signed-off-by: Walker Chen <walker.chen@starfivetech.com>
2022-10-27CR_2345_Audio_DevicePM_walker.chenWalker Chen2-8/+18
Disable clock when audio driver is loaded. Signed-off-by: Walker Chen <walker.chen@starfivetech.com>
2022-10-27driver:gpu: add gpu runtime pmshanlong.li7-16/+91
fix up system pm error and add runtime pm Signed-off-by: shanlong.li <shanlong.li@starfivetech.com>
2022-10-27sound:starfive:Add hibernation in I2SXingyu Wu1-68/+29
Add hibernation in starfive I2S driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-27rtc-starfive.c:add system pm for rtcziv.xu1-1/+4
add system pm for rtc Signed-off-by: ziv.xu <ziv.xu@starfive.com>
2022-10-27drive:mailbox:add pm opsys1-1/+40
add runtime pm and system pm ops Signed-off-by: ys <eason.xiong@starfivetech.com>
2022-10-27sec:starfive:add sec runtime PM opsWilliam Qiu3-0/+29
add sec runtime PM ops. Signed-off-by: William Qiu <william.qiu@starfivetech.com>
2022-10-27SDIO:starfive:modify SDIO/EMMC runtime PM callback functionWilliam Qiu1-3/+6
modify SDIO/EMMC runtime PM callback function. Signed-off-by: William Qiu <william.qiu@starfivetech.com>
2022-10-27canfd:ipms:modify runtime PM callback funcitonWilliam Qiu1-2/+6
modify runtime PM callback function. Signed-off-by: William Qiu <william.qiu@starfivetech.com>
2022-10-27clk:starfive:isp:Add runtime and system pm controlXingyu Wu3-43/+126
Add runtime and system pm in isp clock tree driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-27pwm: starfive: Remove macro UNIVERSAL_DEV_PM_OPSHal Feng1-4/+8
Because it causes error when system pm. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-10-27drivers: temp sensor: reset execute permissionsziv.xu1-0/+1
reset execute permissions for FILE: drivers/hwmon/sfctemp.c Signed-off-by: ziv.xu <ziv.xu@starfive.com>
2022-10-27add devcie pm for temp sensorziv.xu1-1/+42
add device pm for temp sensor Signed-off-by: ziv.xu <ziv.xu@starfive.com>
2022-10-27add device pm for trngZiv.Xu1-2/+54
add device pm for trng Signed-off-by: Ziv.Xu <Ziv.Xu@starfivetech.com>
2022-10-27add device pm for spiZiv.Xu1-13/+25
add device pm for spi Signed-off-by: Ziv.Xu <Ziv.Xu@starfivetech.com>
2022-10-27SDIO:starfive:add SDIO/EMMC runtime pm opsWilliam Qiu1-6/+68
add SDIO/EMMC runtime pm ops. Signed-off-by: William Qiu <william.qiu@starfivetech.com>
2022-10-27canfd:ipms:add canfd runtime PM opsWilliam Qiu1-0/+50
add canfd runtime PM ops. Signed-off-by: William Qiu <william.qiu@starfivetech.com>
2022-10-27sound:starfive:spdif:Add hibernation operationXingyu Wu3-19/+86
Add runtime pm and system pm in spdif driver. Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
2022-10-27pwm: starfive: Add pm handling (system/runtime pm ops)Hal Feng1-23/+66
Add system/runtime pm ops functions and enable runtime pm. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2022-10-27pinctrl:starfive: Add system pm interfaceJianlong Huang1-0/+1
Support system pm fuction when suspend and resume. Signed-off-by: Jianlong Huang <jianlong.huang@starfivetech.com>
2022-10-27CR_2345_Audio_DevicePM_walker.chenWalker Chen3-34/+228
Implement Runtime PM and System PM for PDM and TDM module. Signed-off-by: Walker Chen <walker.chen@linux.starfivetech.com>
2022-10-27add system pm for watchdogZiv.Xu1-19/+23
add system pm for watchdog Signed-off-by: Ziv.Xu <Ziv.Xu@starfivetech.com>
2022-10-27add runtime pm for watchdogZiv.Xu1-3/+44
add runtime pm for watchdog Signed-off-by: Ziv.Xu <Ziv.Xu@starfivetech.com>
2022-10-27usb: cdns: add pm and runtume pm opsminda.chen1-0/+46
add starfive pm supend/resume and runtime pm runtime suspend and resume ops Signed-off-by: minda.chen <minda.chen@starfivetech.com>
2022-10-27drivers: pci: Support system pm no irq ops.Kevin.xie1-0/+37
Because of the limitation of hardware design, only enable/disable clk here. Signed-off-by: Kevin.xie <kevin.xie@starfivetech.com>
2022-10-27drivers: pci: Support runtime pm & release when found empty slot in probe.Kevin.xie4-11/+95
Used PLDA link up/down status in probe to indicate the slot situations. Signed-off-by: Kevin.xie <kevin.xie@starfivetech.com>
2022-10-27media: starfive: Remove hardware operations in vin initchanghuang.liang1-3/+0
Remove hardware operations in vin init, hardware operation need turn on power domain. Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
2022-10-27dts: starfive: VIN delete noc bus clockchanghuang.liang1-4/+3
VIN delete noc bus clock. Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
2022-10-27media: starfive: Delete isp noc bus clockchanghuang.liang2-8/+0
Delete operate isp noc bus clock in vin module. Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
2022-10-27media: starfive: Vin module get reset use sharechanghuang.liang1-1/+1
Vin module get reset use share due to the same reset single with isp clock module. Signed-off-by: changhuang.liang <changhuang.liang@starfivetech.com>
generated by cgit v1.2.3 (git 2.39.0) at 2025-09-25 16:42:25 +0300