starfive-tech/linux.git - StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)

Age	Commit message (Expand)	Author	Files	Lines
2017-03-30	clk: renesas: r8a7795: Add support for R-Car H3 ES2.0	Geert Uytterhoeven	1	-50/+151
2017-03-30	clk: renesas: Add r8a7795 ES2.0 CPG Core Clock Definitions	Geert Uytterhoeven	1	-0/+7
2017-03-30	clk: renesas: cpg-mssr: Add support for fixing up clock tables	Geert Uytterhoeven	2	-0/+72
2017-03-27	clk: meson: mpll: correct N2 maximum value	Jerome Brunet	1	-1/+1
2017-03-27	clk: meson8b: add the mplls clocks 0, 1 and 2	Jerome Brunet	2	-1/+122
2017-03-27	clk: meson: gxbb: mpll: use rw operation	Jerome Brunet	1	-3/+3
2017-03-27	clk: meson: mpll: add rw operation	Jerome Brunet	3	-6/+180
2017-03-27	clk: gxbb: put dividers and muxes in tables	Jerome Brunet	1	-8/+20
2017-03-27	clk: meson8b: put dividers and muxes in tables	Jerome Brunet	1	-4/+18
2017-03-27	clk: meson: add missing const qualifiers on gate arrays	Jerome Brunet	2	-2/+2
2017-03-27	clk: meson: fix SET_PARM macro	Jerome Brunet	1	-1/+1
2017-03-24	Merge tag 'sunxi-clk-fixes-for-4.11' of https://git.kernel.org/pub/scm/linux/...	Stephen Boyd	5	-3/+12
2017-03-22	clk: rockchip: add pll_wait_lock for pll_enable	Elaine Zhang	1	-0/+3
2017-03-22	clk: rockchip: rename RK1108 to RV1108	Andy Yan	5	-226/+226
2017-03-22	dt-bindings: rk1108-cru: rename RK1108 to RV1108	Andy Yan	1	-6/+6
2017-03-21	clk: renesas: rcar-gen3: Add workaround for PLL0/2/4 errata on H3 ES1.0	Geert Uytterhoeven	1	-0/+24
2017-03-21	clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()	Geert Uytterhoeven	4	-4/+6
2017-03-21	clk: renesas: r8a7796: Reformat core clock table	Geert Uytterhoeven	1	-6/+6
2017-03-21	clk: renesas: r8a7795: Reformat core clock table	Geert Uytterhoeven	1	-10/+10
2017-03-21	clk: renesas: r8a7796: Correct name of watchdog clock	Geert Uytterhoeven	1	-1/+1
2017-03-21	clk: renesas: r8a7795: Correct name of watchdog clock	Geert Uytterhoeven	1	-1/+1
2017-03-21	clk: renesas: r8a7795: Correct parent clock and sort order for Audio DMACs	Geert Uytterhoeven	1	-2/+2
2017-03-20	clk: tegra: Fix build warnings on Tegra20/Tegra30	Thierry Reding	2	-2/+2
2017-03-20	clk: tegra: Mark TEGRA210_CLK_DBGAPB as always on	Peter De Schrijver	1	-0/+2
2017-03-20	clk: tegra: Add SATA seq input control	Peter De Schrijver	2	-0/+26
2017-03-20	clk: tegra: Add Tegra210 special resets	Peter De Schrijver	2	-0/+98
2017-03-20	clk: tegra: Rework pll_u	Peter De Schrijver	2	-197/+272
2017-03-20	clk: tegra: Implement reset control reset	Mikko Perttunen	1	-0/+16
2017-03-20	clk: tegra: Fix disable unused for clocks sharing enable bit	Peter De Schrijver	1	-0/+3
2017-03-20	clk: tegra: Handle UTMIPLL IDDQ	Peter De Schrijver	2	-0/+28
2017-03-20	clk: tegra: Add aclk	Peter De Schrijver	2	-0/+12
2017-03-20	clk: tegra: Add super clock mux/divider	Peter De Schrijver	2	-5/+89
2017-03-20	clk: tegra: Define Tegra210 DMIC clocks	Peter De Schrijver	3	-1/+28
2017-03-20	clk: tegra: Fix constness for peripheral clocks	Peter De Schrijver	2	-4/+4
2017-03-20	clk: tegra: Define Tegra210 DMIC sync clocks	Peter De Schrijver	4	-25/+81
2017-03-20	clk: tegra: Add CEC clock	Peter De Schrijver	10	-4/+10
2017-03-20	clk: tegra: Fix type for m field	Peter De Schrijver	1	-1/+1
2017-03-20	clk: tegra: Correct tegra210_pll_fixed_mdiv_cfg rate calculation	Peter De Schrijver	1	-1/+7
2017-03-20	clk: tegra: Don't warn for PLL defaults unnecessarily	Peter De Schrijver	1	-6/+12
2017-03-20	clk: tegra: Remove non-existing pll_m_out1 clock	Peter De Schrijver	1	-5/+0
2017-03-20	clk: tegra: Correct afi clock parent	Peter De Schrijver	1	-1/+1
2017-03-20	clk: tegra: Fix ISP clock modelling	Peter De Schrijver	4	-4/+13
2017-03-20	clk: tegra: Fix pll_a1 iddq register, add pll_a1	Peter De Schrijver	1	-1/+2
2017-03-20	clk: sunxi-ng: fix recalc_rate formula of NKMP clocks	Icenowy Zheng	1	-1/+1
2017-03-20	clk: sunxi-ng: Fix div/mult settings for osc12M on A64	Philipp Tomsich	1	-1/+1
2017-03-10	clk: rockchip: mark some rk3368 core-clks as critical	Elaine Zhang	1	-0/+3
2017-03-10	clk: rockchip: export SCLK_TIMERXX id for timers on rk3368	Elaine Zhang	1	-12/+12
2017-03-10	clk: rockchip: describe clk_gmac using the new muxgrf type on rk3328	Elaine Zhang	1	-0/+9
2017-03-10	Merge branch 'v4.12-shared/clkids' into v4.12-clk/next	Heiko Stuebner	2	-7/+13
2017-03-10	clk: rockchip: add clock ids for timer10-15 of RK3368 SoCs	Elaine Zhang	1	-0/+6