summaryrefslogtreecommitdiff
path: root/drivers/sbus
diff options
context:
space:
mode:
authorSrikanth Thokala <srikanth.thokala@intel.com>2021-08-06 00:10:10 +0300
committerLorenzo Pieralisi <lorenzo.pieralisi@arm.com>2021-08-20 15:47:05 +0300
commit0c87f90b4c13586a00fbe63524c7be197609d8dc (patch)
tree71f7482c3bef2828edbcdbe7b0870856d27977b3 /drivers/sbus
parent33d2f8e4ffd144a0b0c9968558820af0164a2d53 (diff)
downloadlinux-0c87f90b4c13586a00fbe63524c7be197609d8dc.tar.xz
PCI: keembay: Add support for Intel Keem Bay
Add driver for Intel Keem Bay SoC PCIe controller. This controller is based on DesignWare PCIe core. In Root Complex mode, only internal reference clock is possible for Keem Bay A0. For Keem Bay B0, external reference clock can be used and will be the default configuration. Currently, keembay_pcie_of_data structure has one member. It will be expanded later to handle this difference. Endpoint mode link initialization is handled by the boot firmware. Link: https://lore.kernel.org/r/20210805211010.29484-3-srikanth.thokala@intel.com Signed-off-by: Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@intel.com> Signed-off-by: Srikanth Thokala <srikanth.thokala@intel.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Reviewed-by: Krzysztof WilczyƄski <kw@linux.com> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Diffstat (limited to 'drivers/sbus')
0 files changed, 0 insertions, 0 deletions