summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/gvt/dmabuf.c
diff options
context:
space:
mode:
authorImre Deak <imre.deak@intel.com>2019-04-19 10:10:26 +0300
committerJoonas Lahtinen <joonas.lahtinen@linux.intel.com>2019-04-24 09:39:11 +0300
commit447811a686e8da7325516a78069ccfbd139ef1a7 (patch)
tree63e6760882b170a3d1a0e7bf3b2a959fec86c80c /drivers/gpu/drm/i915/gvt/dmabuf.c
parent929eec99f5fd408fbc7e36f6c25fadbd3f45bfa3 (diff)
downloadlinux-447811a686e8da7325516a78069ccfbd139ef1a7.tar.xz
drm/i915/icl: Fix MG_DP_MODE() register programming
Fix the order of lane, port parameters passed to the register macro. Note that this was already partly fixed by commit 37fc7845df7b6 ("drm/i915: Call MG_DP_MODE() macro with the right parameters order") While at it simplify things by using the macro directly instead of an unnecessary redirection via an array. v2: - Add a note the commit message about simplifying things. (José) Fixes: 58106b7d816e1 ("drm/i915: Make MG PHY macros semantically consistent") Cc: José Roberto de Souza <jose.souza@intel.com> Cc: Lucas De Marchi <lucas.demarchi@intel.com> Cc: Aditya Swarup <aditya.swarup@intel.com> Signed-off-by: Imre Deak <imre.deak@intel.com> Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190419071026.32370-1-imre.deak@intel.com (cherry picked from commit 9c11b12184bb01d8ba2c48e655509b184f02c769) Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/gvt/dmabuf.c')
0 files changed, 0 insertions, 0 deletions