summaryrefslogtreecommitdiff
path: root/drivers/clk/imx/clk-imx8ulp.c
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@kernel.org>2023-08-31 00:39:19 +0300
committerStephen Boyd <sboyd@kernel.org>2023-08-31 00:39:19 +0300
commit3462100cf38b192e7ef1b3a11c4f6d64c5e8066d (patch)
treee5bc63bf1dab304a565e476e3bd0a757b1910c61 /drivers/clk/imx/clk-imx8ulp.c
parent032bcf783ec227ff7a8d8aab863d6610ff7a1aef (diff)
parent960535d54fffecb3802cf82992233bc4dd6fb1c1 (diff)
parente5546e9136a44dacbb743587fdac0a0aca421d6b (diff)
parenta5be6db5a2880f9edda0f062a0bb23efd01ece37 (diff)
parent3b99cd274e43b89c89a4072c602b1df6000eb1f4 (diff)
parent6aa8dc690d99f7aa7fc41f5606c7ee9ad481ad0b (diff)
downloadlinux-3462100cf38b192e7ef1b3a11c4f6d64c5e8066d.tar.xz
Merge branches 'clk-imx', 'clk-samsung', 'clk-annotate', 'clk-marvell' and 'clk-lmk' into clk-next
- Add __counted_by to struct clk_hw_onecell_data and struct spmi_pmic_div_clk_cc - Remove non-OF mmp clk drivers - Move number of clks from DT headers to drivers * clk-imx: clk: imx: pll14xx: dynamically configure PLL for 393216000/361267200Hz clk: imx: pll14xx: align pdiv with reference manual clk: imx: composite-8m: fix clock pauses when set_rate would be a no-op clk: imx25: make __mx25_clocks_init return void clk: imx25: print silicon revision during init dt-bindings: clocks: imx8mp: make sai4 a dummy clock clk: imx8mp: fix sai4 clock clk: imx: imx8ulp: update SPLL2 type clk: imx: pllv4: Fix SPLL2 MULT range clk: imx: imx8: add audio clock mux driver dt-bindings: clock: fsl,imx8-acm: Add audio clock mux support clk: imx: clk-imx8qxp-lpcg: Convert to devm_platform_ioremap_resource() clk: imx: clk-gpr-mux: Simplify .determine_rate() clk: imx: Add 519.75MHz frequency support for imx9 pll clk: imx93: Add PDM IPG clk dt-bindings: clock: imx93: Add PDM IPG clk * clk-samsung: dt-bindings: clock: samsung: remove define with number of clocks clk: samsung: exynoautov9: do not define number of clocks in bindings clk: samsung: exynos850: do not define number of clocks in bindings clk: samsung: exynos7885: do not define number of clocks in bindings clk: samsung: exynos5433: do not define number of clocks in bindings clk: samsung: exynos5420: do not define number of clocks in bindings clk: samsung: exynos5410: do not define number of clocks in bindings clk: samsung: exynos5260: do not define number of clocks in bindings clk: samsung: exynos5250: do not define number of clocks in bindings clk: samsung: exynos4: do not define number of clocks in bindings clk: samsung: exynos3250: do not define number of clocks in bindings * clk-annotate: clk: qcom: clk-spmi-pmic-div: Annotate struct spmi_pmic_div_clk_cc with __counted_by clk: Annotate struct clk_hw_onecell_data with __counted_by * clk-marvell: clk: pxa910: Move number of clocks to driver source clk: pxa1928: Move number of clocks to driver source clk: pxa168: Move number of clocks to driver source clk: mmp2: Move number of clocks to driver source clk: mmp: Remove old non-OF clock drivers * clk-lmk: clk: lmk04832: Support using PLL1_LD as SPI readback pin clk: lmk04832: Don't disable vco clock on probe fail clk: lmk04832: Set missing parent_names for output clocks