summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi
diff options
context:
space:
mode:
authorKonrad Dybcio <konrad.dybcio@somainline.org>2021-01-09 19:29:59 +0300
committerBjorn Andersson <bjorn.andersson@linaro.org>2021-02-03 01:49:12 +0300
commita72848e8a4d761dccddf6af93e8248384986928f (patch)
treea50f3210fc60455617aab0c2c90ba2241c30c866 /arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi
parentc43cfc549fdb870857d58063b6268f083b132b48 (diff)
downloadlinux-a72848e8a4d761dccddf6af93e8248384986928f.tar.xz
arm64: dts: qcom: msm8998: Disable some components by default
Some components (like PCIe) are not used on all devices and with a certain firmware configuration they might end up triggering a force reboot or a Synchronous Abort. This commit brings no functional difference as the nodes are enabled on devices which didn't disable them previously. Signed-off-by: Konrad Dybcio <konrad.dybcio@somainline.org> Tested-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> Link: https://lore.kernel.org/r/20210109163001.146867-6-konrad.dybcio@somainline.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi')
-rw-r--r--arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi b/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi
index cec42437b302..c1ef0c71d5f5 100644
--- a/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi
@@ -106,6 +106,14 @@
// status = "okay";
};
+&pcie0 {
+ status = "okay";
+};
+
+&pcie_phy {
+ status = "okay";
+};
+
&pm8005_lsid1 {
pm8005-regulators {
compatible = "qcom,pm8005-regulators";
@@ -345,6 +353,7 @@
};
&ufshc {
+ status = "okay";
vcc-supply = <&vreg_l20a_2p95>;
vccq-supply = <&vreg_l26a_1p2>;
vccq2-supply = <&vreg_s4a_1p8>;
@@ -354,6 +363,7 @@
};
&ufsphy {
+ status = "okay";
vdda-phy-supply = <&vreg_l1a_0p875>;
vdda-pll-supply = <&vreg_l2a_1p2>;
vddp-ref-clk-supply = <&vreg_l26a_1p2>;