diff options
author | Andy Gross <agross@codeaurora.org> | 2015-08-27 23:39:14 +0300 |
---|---|---|
committer | Andy Gross <agross@codeaurora.org> | 2015-10-14 05:53:02 +0300 |
commit | 9f43020dc43e326203ce036ad19e6608ddb421f2 (patch) | |
tree | 8fd2ed19785b42379b8ca55d95a91720c5f1e29d /arch/arm64/boot/dts/qcom/msm8916.dtsi | |
parent | f6d24bf30c00e273276a3790c3c50d192f850788 (diff) | |
download | linux-9f43020dc43e326203ce036ad19e6608ddb421f2.tar.xz |
arm64: dts: qcom: Add 8x16 Serial UART1 node
This patch adds the nodes required to support the UART1 node on the
MSM8916 and also fixes the sleep pins function for UART2.
Signed-off-by: Andy Gross <agross@codeaurora.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom/msm8916.dtsi')
-rw-r--r-- | arch/arm64/boot/dts/qcom/msm8916.dtsi | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 72be4baa8fe7..85f7bee33c18 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -102,6 +102,15 @@ reg = <0x1800000 0x80000>; }; + blsp1_uart1: serial@78af000 { + compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; + reg = <0x78af000 0x200>; + interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>; + clock-names = "core", "iface"; + status = "disabled"; + }; + blsp1_uart2: serial@78b0000 { compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; reg = <0x78b0000 0x200>; |