summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
diff options
context:
space:
mode:
authorZhangfei Gao <zhangfei.gao@linaro.org>2016-06-30 03:48:45 +0300
committerWei Xu <xuwei5@hisilicon.com>2016-07-07 16:05:34 +0300
commit810bd15fe0f049233ce6b89e1fbfaaff124be8c2 (patch)
tree962f176f801de1dceabfb36f36139d05f47c4b77 /arch/arm64/boot/dts/hisilicon/hi6220.dtsi
parent6fb924dc9c482557ebd41f6c6a5fde34210a2e08 (diff)
downloadlinux-810bd15fe0f049233ce6b89e1fbfaaff124be8c2.tar.xz
arm64: dts: hi6220: Add pl031 RTC support
Add pl031 rtc0 and rtc1 support to hi6220 dtsi Cc: Michael Turquette <mturquette@baylibre.com> Cc: Stephen Boyd <sboyd@codeaurora.org> Cc: Rob Herring <robh+dt@kernel.org> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Wei Xu <xuwei5@hisilicon.com> Cc: Guodong Xu <guodong.xu@linaro.org> Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org> [jstultz: Forward ported and tweaked commit description, added rtc1 entry as suggested by Guodong] Signed-off-by: John Stultz <john.stultz@linaro.org> Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
Diffstat (limited to 'arch/arm64/boot/dts/hisilicon/hi6220.dtsi')
-rw-r--r--arch/arm64/boot/dts/hisilicon/hi6220.dtsi16
1 files changed, 16 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
index 189d21541f9c..758fd22ab492 100644
--- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
@@ -336,6 +336,22 @@
clock-names = "timer1", "timer2", "apb_pclk";
};
+ rtc0: rtc@f8003000 {
+ compatible = "arm,pl031", "arm,primecell";
+ reg = <0x0 0xf8003000 0x0 0x1000>;
+ interrupts = <0 12 4>;
+ clocks = <&ao_ctrl HI6220_RTC0_PCLK>;
+ clock-names = "apb_pclk";
+ };
+
+ rtc1: rtc@f8004000 {
+ compatible = "arm,pl031", "arm,primecell";
+ reg = <0x0 0xf8004000 0x0 0x1000>;
+ interrupts = <0 8 4>;
+ clocks = <&ao_ctrl HI6220_RTC1_PCLK>;
+ clock-names = "apb_pclk";
+ };
+
pmx0: pinmux@f7010000 {
compatible = "pinctrl-single";
reg = <0x0 0xf7010000 0x0 0x27c>;